aboutsummaryrefslogtreecommitdiff
path: root/hw/intc
AgeCommit message (Expand)AuthorFilesLines
2019-03-07ppc64: Express dependencies of 'pseries' and 'powernv' machines with kconfigThomas Huth1-4/+2
2019-03-07build: switch to KconfigPaolo Bonzini1-0/+12
2019-03-07kconfig: introduce kconfig filesPaolo Bonzini1-0/+47
2019-02-26hw/ppc: Use object_initialize_child for correct reference countingThomas Huth1-6/+5
2019-02-26ppc/xive: xive does not have a POWER7 interrupt modelCédric Le Goater1-3/+0
2019-02-26spapr: Expose the name of the interrupt controller nodeGreg Kurz2-6/+5
2019-02-26xics: Write source state to KVM at claim timeGreg Kurz2-31/+47
2019-02-26target/ppc: Add POWER9 external interrupt modelBenjamin Herrenschmidt2-0/+6
2019-02-18xics: Drop the KVM ICS classGreg Kurz1-40/+0
2019-02-18xics: Handle KVM interrupt presentation from "simple" ICS codeGreg Kurz2-2/+6
2019-02-18xics: Handle KVM ICS reset from the "simple" ICS codeGreg Kurz2-18/+4
2019-02-18xics: Explicitely call KVM ICS methods from the common codeGreg Kurz2-21/+14
2019-02-18xics: Drop the KVM ICP classGreg Kurz1-18/+0
2019-02-18xics: Handle KVM ICP realize from the common codeGreg Kurz2-9/+9
2019-02-18xics: Handle KVM ICP reset from the common codeGreg Kurz2-19/+4
2019-02-18xics: Explicitely call KVM ICP methods from the common codeGreg Kurz2-21/+15
2019-02-17xive: Only set source type for LSIsGreg Kurz1-4/+3
2019-02-15hw/intc/armv7m_nvic: Allow byte accesses to SHPR1Peter Maydell1-2/+2
2019-02-04spapr: move the interrupt presenters under machine_dataCédric Le Goater2-6/+8
2019-02-04xive: add a get_tctx() method to the XiveRouterCédric Le Goater2-6/+18
2019-02-04ppc/xive: fix remaining XiveFabric namesCédric Le Goater1-3/+3
2019-02-01armv7m: Don't assume the NVIC's CPU is CPU 0Peter Maydell1-2/+1
2019-01-22ppc: Move spapr-related prototypes from xics.h into a seperate header fileThomas Huth2-0/+2
2019-01-11avoid TABs in files that only contain a fewPaolo Bonzini1-1/+1
2019-01-10Merge remote-tracking branch 'remotes/vivier2/tags/trivial-patches-pull-reque...Peter Maydell1-1/+1
2019-01-09ioapic: use TYPE_FOO MACRO than constant stringLi Qiang1-1/+1
2019-01-09spapr: enable XIVE MMIOs at resetCédric Le Goater1-0/+9
2019-01-09spapr: move the qemu_irq array under the machineCédric Le Goater3-6/+0
2019-01-09ppc: export the XICS and XIVE set_irq handlersCédric Le Goater3-3/+3
2019-01-09ppc: replace the 'Object *intc' by a 'ICPState *icp' pointer under the CPUCédric Le Goater1-5/+5
2019-01-09ppc/xive: introduce a XiveTCTX pointer under PowerPCCPUCédric Le Goater1-3/+3
2019-01-09spapr/xive: simplify the sPAPR IRQ qirq method for XIVECédric Le Goater1-14/+0
2018-12-21spapr: add a 'reset' method to the sPAPR IRQ backendCédric Le Goater1-0/+17
2018-12-21spapr: allocate the interrupt thread context under the CPU coreCédric Le Goater1-0/+22
2018-12-21spapr: add device tree support for the XIVE exploitation modeCédric Le Goater2-1/+69
2018-12-21spapr: add hcalls support for the XIVE exploitation interrupt modeCédric Le Goater1-0/+982
2018-12-21spapr/xive: use the VCPU id as a NVT identifierCédric Le Goater1-1/+55
2018-12-21spapr/xive: introduce a XIVE interrupt controllerCédric Le Goater2-0/+367
2018-12-21ppc/xive: notify the CPU when the interrupt priority is more privilegedCédric Le Goater1-1/+95
2018-12-21ppc/xive: introduce a simplified XIVE presenterCédric Le Goater1-0/+190
2018-12-21ppc/xive: introduce the XIVE interrupt thread contextCédric Le Goater1-0/+424
2018-12-21ppc/xive: add support for the END Event State BuffersCédric Le Goater1-2/+158
2018-12-21ppc/xive: introduce the XIVE Event Notification DescriptorsCédric Le Goater1-0/+174
2018-12-21ppc/xive: introduce the XiveRouter modelCédric Le Goater1-0/+77
2018-12-21ppc/xive: introduce the XiveNotifier interfaceCédric Le Goater1-0/+25
2018-12-21ppc/xive: add support for the LSI interrupt sourcesCédric Le Goater1-6/+61
2018-12-21ppc/xive: introduce a XIVE interrupt source modelCédric Le Goater2-0/+383
2018-12-16Merge remote-tracking branch 'remotes/pmaydell/tags/pull-misc-20181214' into ...Peter Maydell1-3/+4
2018-12-14Rename cpu_physical_memory_write_rom() to address_space_write_rom()Peter Maydell1-3/+4
2018-12-13target/arm: Introduce arm_hcr_el2_effRichard Henderson1-10/+11
generated by cgit v1.1 at 2024-11-01 10:10:03 +0000