aboutsummaryrefslogtreecommitdiff
path: root/fpu
AgeCommit message (Expand)AuthorFilesLines
2018-08-24softfloat: Add scaling float-to-int routinesRichard Henderson1-73/+316
2018-08-24softfloat: Add scaling int-to-float routinesRichard Henderson1-48/+136
2018-08-16softfloat: Fix missing inexact for floating-point addRichard Henderson1-1/+1
2018-05-17fpu/softfloat: Define floatN_silence_nan in terms of parts_silence_nanRichard Henderson2-77/+35
2018-05-17fpu/softfloat: Clean up parts_default_nanRichard Henderson1-7/+14
2018-05-17fpu/softfloat: Define floatN_default_nan in terms of parts_default_nanRichard Henderson2-99/+47
2018-05-17fpu/softfloat: Pass FloatClass to pickNaNMulAddRichard Henderson2-47/+28
2018-05-17fpu/softfloat: Pass FloatClass to pickNaNRichard Henderson2-93/+86
2018-05-17fpu/softfloat: Make is_nan et al available to softfloat-specialize.hRichard Henderson1-14/+16
2018-05-17fpu/softfloat: Specialize on snan_bit_is_oneRichard Henderson1-25/+43
2018-05-17fpu/softfloat: Remove floatX_maybe_silence_nanRichard Henderson1-63/+0
2018-05-17fpu/softfloat: Use float*_silence_nan in propagateFloat*NaNRichard Henderson1-10/+34
2018-05-17fpu/softfloat: re-factor float to float conversionsAlex Bennée2-410/+118
2018-05-17fpu/softfloat: Partial support for ARM Alternative half-precisionAlex Bennée1-3/+16
2018-05-17fpu/softfloat: Replace float_class_msnan with parts_silence_nanRichard Henderson2-30/+33
2018-05-17fpu/softfloat: Replace float_class_dnan with parts_default_nanRichard Henderson2-27/+48
2018-05-17fpu/softfloat: Introduce parts_is_snan_fracRichard Henderson2-10/+17
2018-05-17fpu/softfloat: Canonicalize NaN fractionRichard Henderson1-1/+6
2018-05-17fpu/softfloat: Move softfloat-specialize.h below FloatParts definitionRichard Henderson1-10/+10
2018-05-17fpu/softfloat: Split floatXX_silence_nan from floatXX_maybe_silence_nanRichard Henderson1-56/+118
2018-05-17fpu/softfloat: Merge NO_SIGNALING_NANS definitionsRichard Henderson1-60/+40
2018-05-17fpu/softfloat: Fix conversion from uint64 to float128Petr Tesarik1-1/+1
2018-05-15fpu/softfloat: Don't set Invalid for float-to-int(MAXINT)Peter Maydell1-2/+2
2018-05-15fpu/softfloat: int_to_float ensure r fully initialisedAlex Bennée1-1/+1
2018-05-10softfloat: Handle default NaN mode after pickNaNMulAdd, not beforePeter Maydell1-20/+28
2018-04-17fpu: Bound increment for scalbnRichard Henderson1-0/+6
2018-04-16fpu/softfloat: check for Inf / x or 0 / x before /0Alex Bennée1-5/+5
2018-04-16fpu/softfloat: raise float_invalid for NaN/Inf in round_to_int_and_packAlex Bennée1-0/+3
2018-04-13softfloat: fix {min, max}nummag for same-abs-value inputsEmilio G. Cota1-8/+9
2018-04-10fpu: Fix rounding mode for floatN_to_uintM_round_to_zeroRichard Henderson1-2/+2
2018-03-09softfloat: fix crash on int conversion of SNaNStef O'Rear1-0/+4
2018-03-07RISC-V FPU SupportMichael Clark1-3/+4
2018-03-04softfloat: use floatx80_infinity in softfloatLaurent Vivier2-14/+39
2018-03-04softfloat: export some functionsLaurent Vivier3-924/+11
2018-02-21fpu/softfloat: re-factor sqrtAlex Bennée1-111/+96
2018-02-21fpu/softfloat: re-factor compareAlex Bennée1-54/+80
2018-02-21fpu/softfloat: re-factor minmaxAlex Bennée1-107/+120
2018-02-21fpu/softfloat: re-factor scalbnAlex Bennée1-73/+33
2018-02-21fpu/softfloat: re-factor int/uint to floatAlex Bennée1-159/+163
2018-02-21fpu/softfloat: re-factor float to int/uintAlex Bennée1-755/+180
2018-02-21fpu/softfloat: re-factor round_to_intAlex Bennée1-174/+145
2018-02-21fpu/softfloat: re-factor muladdAlex Bennée2-575/+271
2018-02-21fpu/softfloat: re-factor divAlex Bennée2-148/+136
2018-02-21fpu/softfloat: re-factor mulAlex Bennée1-128/+81
2018-02-21fpu/softfloat: re-factor add/subAlex Bennée1-427/+465
2018-02-21fpu/softfloat: define decompose structuresAlex Bennée1-1/+85
2018-02-21fpu/softfloat: move the extract functions to the top of the fileAlex Bennée1-66/+54
2018-02-21fpu/softfloat: improve comments on ARM NaN propagationAlex Bennée1-2/+3
2018-02-21fpu/softfloat: implement float16_squash_input_denormalAlex Bennée1-0/+15
2017-06-29softfloat: define floatx80_round()Laurent Vivier1-0/+16