index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
accel
Age
Commit message (
Expand
)
Author
Files
Lines
2019-02-11
cputlb: update TLB entry/index after tlb_fill
Emilio G. Cota
2
-0
/
+12
2019-02-07
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190206' into staging
Peter Maydell
1
-3
/
+0
2019-02-06
accel/tcg: Consider cluster index in tb_lookup__cpu_state()
Peter Maydell
1
-3
/
+0
2019-02-05
cpu-exec: reset BQL after longjmp in cpu_exec_step_atomic
Emilio G. Cota
1
-0
/
+3
2019-02-05
cpu-exec: add assert_no_pages_locked() after longjmp
Emilio G. Cota
1
-0
/
+1
2019-01-30
tcg: Fix LGPL version number
Thomas Huth
9
-9
/
+9
2019-01-29
accel/tcg: Add cluster number to TCG TB hash
Peter Maydell
2
-0
/
+6
2019-01-29
accel/tcg/user-exec: Don't parse aarch64 insns to test for read vs write
Peter Maydell
1
-14
/
+52
2019-01-28
cputlb: Remove static tlb sizing
Richard Henderson
1
-21
/
+0
2019-01-28
tcg: introduce dynamic TLB sizing
Emilio G. Cota
1
-5
/
+197
2019-01-28
cputlb: do not evict empty entries to the vtlb
Emilio G. Cota
1
-1
/
+10
2019-01-28
tcg: Add opcodes for vector minmax arithmetic
Richard Henderson
2
-0
/
+244
2019-01-28
tcg: Add gvec expanders for nand, nor, eqv
Richard Henderson
2
-0
/
+36
2019-01-11
qemu/queue.h: leave head structs anonymous unless necessary
Paolo Bonzini
1
-2
/
+2
2019-01-11
build-sys: don't include windows.h, osdep.h does it
Marc-André Lureau
1
-4
/
+0
2019-01-11
accel: Improve selection of the default accelerator
Thomas Huth
1
-3
/
+15
2019-01-07
hw: apply accel compat properties without touching globals
Marc-André Lureau
1
-12
/
+0
2018-12-26
tcg: Add RISC-V cpu signal handler
Alistair Francis
1
-0
/
+75
2018-12-11
accel: register global_props like machine globals
Marc-André Lureau
1
-1
/
+8
2018-10-31
cputlb: Remove tlb_c.pending_flushes
Richard Henderson
1
-14
/
+2
2018-10-31
cputlb: Filter flushes on already clean tlbs
Richard Henderson
1
-10
/
+25
2018-10-31
cputlb: Count "partial" and "elided" tlb flushes
Richard Henderson
2
-7
/
+19
2018-10-31
cputlb: Merge tlb_flush_page into tlb_flush_page_by_mmuidx
Richard Henderson
1
-46
/
+12
2018-10-31
cputlb: Merge tlb_flush_nocheck into tlb_flush_by_mmuidx_async_work
Richard Henderson
1
-72
/
+21
2018-10-31
cputlb: Move env->vtlb_index to env->tlb_d.vindex
Richard Henderson
1
-3
/
+2
2018-10-31
cputlb: Split large page tracking per mmu_idx
Richard Henderson
1
-77
/
+61
2018-10-31
cputlb: Move cpu->pending_tlb_flush to env->tlb_c.pending_flush
Richard Henderson
1
-12
/
+23
2018-10-31
cputlb: Remove tcg_enabled hack from tlb_flush_nocheck
Richard Henderson
1
-7
/
+0
2018-10-31
cputlb: Move tlb_lock to CPUTLBCommon
Richard Henderson
1
-24
/
+24
2018-10-19
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
1
-3
/
+53
2018-10-19
target-i386 : add coalesced_pio API
Peng Hao
1
-3
/
+53
2018-10-18
cputlb: read CPUTLBEntry.addr_write atomically
Emilio G. Cota
2
-12
/
+19
2018-10-18
tcg: Split CONFIG_ATOMIC128
Richard Henderson
3
-7
/
+21
2018-10-18
tcg: Add tlb_index and tlb_entry helpers
Richard Henderson
2
-63
/
+61
2018-10-18
cputlb: serialize tlb updates with env->tlb_lock
Emilio G. Cota
1
-71
/
+84
2018-10-18
cputlb: fix assert_cpu_is_self macro
Emilio G. Cota
1
-2
/
+2
2018-10-18
exec: introduce tlb_init
Emilio G. Cota
1
-0
/
+4
2018-10-18
tcg: access cpu->icount_decr.u16.high with atomics
Emilio G. Cota
2
-2
/
+2
2018-10-18
tcg: Implement CPU_LOG_TB_NOCHAIN during expansion
Richard Henderson
1
-1
/
+1
2018-10-02
accel/tcg: Remove dead code
Thomas Huth
1
-9
/
+0
2018-10-02
translator: fix breakpoint processing
Pavel Dovgalyuk
1
-2
/
+6
2018-09-26
qht: drop ht argument from qht iterators
Emilio G. Cota
1
-4
/
+2
2018-08-23
KVM: cleanup unnecessary #ifdef KVM_CAP_...
Paolo Bonzini
1
-2
/
+0
2018-08-17
kvm: Use inhibit to prevent ballooning without synchronous mmu
Alex Williamson
1
-0
/
+4
2018-08-14
accel/tcg: Check whether TLB entry is RAM consistently with how we set it up
Peter Maydell
1
-21
/
+8
2018-08-14
accel/tcg: Return -1 for execution from MMIO regions in get_page_addr_code()
Peter Maydell
1
-85
/
+10
2018-08-14
accel/tcg: tb_gen_code(): Create single-insn TB for execution from non-RAM
Peter Maydell
1
-1
/
+18
2018-08-14
accel/tcg: Handle get_page_addr_code() returning -1 in tb_check_watchpoint()
Peter Maydell
1
-1
/
+3
2018-08-14
accel/tcg: Handle get_page_addr_code() returning -1 in hashtable lookups
Peter Maydell
1
-0
/
+3
2018-08-14
accel/tcg: Pass read access type through to io_readx()
Peter Maydell
2
-6
/
+10
[next]