aboutsummaryrefslogtreecommitdiff
path: root/accel
AgeCommit message (Expand)AuthorFilesLines
2023-05-23tcg: Remove DEBUG_DISASRichard Henderson3-6/+0
2023-05-23accel/tcg: Correctly use atomic128.h in ldst_atomicity.c.incRichard Henderson2-96/+24
2023-05-23accel/tcg: Eliminate #if on HAVE_ATOMIC128 and HAVE_CMPXCHG128Richard Henderson2-2/+2
2023-05-23accel/tcg: Remove prot argument to atomic_mmu_lookupRichard Henderson3-79/+44
2023-05-23accel/tcg: Remove cpu_atomic_{ld,st}o_*_mmuRichard Henderson2-71/+4
2023-05-23accel/tcg: Unify cpu_{ld,st}*_{be,le}_mmuRichard Henderson5-365/+115
2023-05-23include/qemu: Move CONFIG_ATOMIC128_OPT handling to atomic128.hRichard Henderson1-17/+0
2023-05-18accel/tcg: Fix append_mem_cbRichard Henderson1-42/+0
2023-05-18tcg: round-robin: do not use mb_read for rr_current_cpuPaolo Bonzini1-4/+7
2023-05-18kvm: Enable dirty ring for arm64Gavin Shan1-2/+21
2023-05-18kvm: Add helper kvm_dirty_ring_init()Gavin Shan1-29/+47
2023-05-18kvm: Synchronize the backup bitmap in the last stageGavin Shan1-0/+11
2023-05-18migration: Add last stage indicator to global dirty logGavin Shan1-1/+1
2023-05-16tcg: Add tlb_dyn_max_bits to TCGContextRichard Henderson1-0/+1
2023-05-16tcg: Add page_bits and page_mask to TCGContextRichard Henderson1-0/+4
2023-05-16tcg: Add addr_type to TCGContextRichard Henderson1-0/+2
2023-05-16accel/tcg: Widen plugin_gen_empty_mem_callback to i64Richard Henderson1-6/+3
2023-05-16accel/tcg: Merge do_gen_mem_cb into callerRichard Henderson1-22/+17
2023-05-16accel/tcg: Merge gen_mem_wrapped with plugin_gen_empty_mem_callbackRichard Henderson1-24/+6
2023-05-16tcg: Widen helper_atomic_* addresses to uint64_tRichard Henderson2-30/+30
2023-05-16tcg: Widen helper_{ld,st}_i128 addresses to uint64_tRichard Henderson3-8/+6
2023-05-16accel/tcg: Widen tcg-ldst.h addresses to uint64_tRichard Henderson2-26/+26
2023-05-16tcg: Widen gen_insn_data to uint64_tRichard Henderson1-12/+16
2023-05-16accel/tcg: Remove helper_unaligned_{ld,st}Richard Henderson1-10/+0
2023-05-16meson: Detect atomic128 support with optimizationRichard Henderson1-4/+25
2023-05-16tcg: Add 128-bit guest memory primitivesRichard Henderson4-116/+562
2023-05-16accel/tcg: Implement helper_{ld,st}*_mmu for user-onlyRichard Henderson1-98/+253
2023-05-16tcg: Unify helper_{be,le}_{ld,st}*Richard Henderson1-129/+61
2023-05-16accel/tcg: Honor atomicity of storesRichard Henderson3-66/+545
2023-05-16accel/tcg: Honor atomicity of loadsRichard Henderson3-51/+716
2023-05-11accel/tcg: Reorg system mode store helpersRichard Henderson1-208/+186
2023-05-11accel/tcg: Reorg system mode load helpersRichard Henderson1-209/+412
2023-05-11accel/tcg: Introduce tlb_read_idxRichard Henderson1-71/+33
2023-05-11accel/tcg: Add cpu_in_serial_contextRichard Henderson3-1/+13
2023-05-11accel/tcg/tcg-accel-ops-rr: ensure fairness with icountJamie Iles3-6/+55
2023-05-11accel/tcg: Fix atomic_mmu_lookup for readsRichard Henderson1-1/+1
2023-05-08tb-maint: do not use mb_read/mb_setPaolo Bonzini1-2/+2
2023-05-05tcg: Widen helper_*_st[bw]_mmu val argumentsRichard Henderson1-3/+3
2023-05-02accel/tcg: Add cpu_ld*_code_mmuRichard Henderson2-0/+106
2023-05-02tcg: Add tcg_gen_gvec_andcsNazar Kazakov2-0/+12
2023-05-02accel/tcg: Uncache the host address for instruction fetch when tlb size < 1Weiwei Li1-0/+5
2023-05-02accel/tcg: Report one-insn-per-tb in 'info jit', not 'info status'Peter Maydell1-0/+14
2023-05-02accel/tcg: Use one_insn_per_tb global instead of old singlestep globalPeter Maydell3-3/+7
2023-05-02make one-insn-per-tb an accel optionPeter Maydell1-0/+21
2023-04-04Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingPeter Maydell1-0/+9
2023-04-04kvm: dirty-ring: Fix race with vcpu creationPeter Xu1-0/+9
2023-04-04accel/tcg: Fix jump cache set in cpu_exec_loopRichard Henderson1-4/+13
2023-04-04accel/tcg: Fix overwrite problems of tcg_cflagsWeiwei Li1-1/+1
2023-03-28accel/tcg: Pass last not end to tb_invalidate_phys_rangeRichard Henderson3-17/+18
2023-03-28accel/tcg: Pass last not end to tb_invalidate_phys_page_range__lockedRichard Henderson1-14/+12