aboutsummaryrefslogtreecommitdiff
path: root/accel
diff options
context:
space:
mode:
authorRichard Henderson <richard.henderson@linaro.org>2023-03-09 17:46:16 -0800
committerRichard Henderson <richard.henderson@linaro.org>2023-05-16 16:30:29 -0700
commit4baf3978c02b387c39dc6a75d323126ab386aece (patch)
tree6e31f403ca04bf2a5dda3109815222c6adb838b5 /accel
parentfcdab382c8b92bcc689b18f8ba5cd036139945bf (diff)
downloadqemu-4baf3978c02b387c39dc6a75d323126ab386aece.zip
qemu-4baf3978c02b387c39dc6a75d323126ab386aece.tar.gz
qemu-4baf3978c02b387c39dc6a75d323126ab386aece.tar.bz2
tcg: Add addr_type to TCGContext
This will enable replacement of TARGET_LONG_BITS within tcg/. Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'accel')
-rw-r--r--accel/tcg/translate-all.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/accel/tcg/translate-all.c b/accel/tcg/translate-all.c
index 7b7d9a5..99a9d0e 100644
--- a/accel/tcg/translate-all.c
+++ b/accel/tcg/translate-all.c
@@ -356,6 +356,8 @@ TranslationBlock *tb_gen_code(CPUState *cpu,
tb_set_page_addr0(tb, phys_pc);
tb_set_page_addr1(tb, -1);
tcg_ctx->gen_tb = tb;
+ tcg_ctx->addr_type = TCG_TYPE_TL;
+
tb_overflow:
#ifdef CONFIG_PROFILER