index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2024-06-28
target/i386/sev: Fix printf formats
Richard Henderson
1
-6
/
+11
2024-06-28
target/i386/sev: Use size_t for object sizes
Richard Henderson
2
-9
/
+9
2024-06-28
target/i386: SEV: store pointer to decoded id_auth in SevSnpGuest
Paolo Bonzini
1
-5
/
+8
2024-06-28
target/i386: SEV: rename sev_snp_guest->id_auth
Paolo Bonzini
1
-6
/
+6
2024-06-28
target/i386: SEV: store pointer to decoded id_block in SevSnpGuest
Paolo Bonzini
1
-5
/
+6
2024-06-28
target/i386: SEV: rename sev_snp_guest->id_block
Paolo Bonzini
1
-6
/
+6
2024-06-28
target/i386: remove unused enum
Paolo Bonzini
1
-16
/
+0
2024-06-28
target/i386: give CC_OP_POPCNT low bits corresponding to MO_TL
Paolo Bonzini
2
-4
/
+12
2024-06-28
target/i386: use cpu_cc_dst for CC_OP_POPCNT
Paolo Bonzini
4
-6
/
+6
2024-06-28
target/i386: fix CC_OP dump
Paolo Bonzini
1
-63
/
+64
2024-06-28
include: move typeof_strip_qual to compiler.h, use it in QAPI_LIST_LENGTH()
Paolo Bonzini
3
-43
/
+47
2024-06-28
exec: don't use void* in pointer arithmetic in headers
Roman Kiryanov
1
-1
/
+1
2024-06-28
exec: avoid using C++ keywords in function parameters
Roman Kiryanov
1
-2
/
+2
2024-06-28
block: rename former bdrv_file_open callbacks
Paolo Bonzini
4
-15
/
+15
2024-06-28
block: remove separate bdrv_file_open callback
Paolo Bonzini
17
-34
/
+30
2024-06-28
block: do not check bdrv_file_open
Paolo Bonzini
1
-6
/
+5
2024-06-28
block: make assertion more generic
Paolo Bonzini
1
-1
/
+1
2024-06-28
meson: remove dead optimization option
Paolo Bonzini
3
-18
/
+0
2024-06-28
meson: allow configuring the x86-64 baseline
Paolo Bonzini
3
-8
/
+39
2024-06-28
Revert "host/i386: assume presence of SSE2"
Paolo Bonzini
3
-2
/
+5
2024-06-28
Revert "host/i386: assume presence of SSSE3"
Paolo Bonzini
1
-2
/
+2
2024-06-28
Revert "host/i386: assume presence of POPCNT"
Paolo Bonzini
3
-2
/
+5
2024-06-28
configure: detect --cpu=mipsisa64r6
Paolo Bonzini
1
-1
/
+1
2024-06-27
Merge tag 'pull-riscv-to-apply-20240627-1' of https://github.com/alistair23/q...
Richard Henderson
12
-203
/
+877
2024-06-27
target/riscv: Apply modularized matching conditions for icount trigger
Alvin Chang
1
-1
/
+1
2024-06-27
target/riscv: Apply modularized matching conditions for watchpoint
Alvin Chang
1
-20
/
+6
2024-06-27
target/riscv: Add functions for common matching conditions of trigger
Alvin Chang
1
-23
/
+78
2024-06-26
target/riscv: Remove extension auto-update check statements
Frank Chang
1
-119
/
+0
2024-06-26
target/riscv: Add Zc extension implied rule
Frank Chang
1
-0
/
+34
2024-06-26
target/riscv: Add multi extension implied rules
Frank Chang
1
-0
/
+340
2024-06-26
target/riscv: Add MISA extension implied rules
Frank Chang
1
-1
/
+49
2024-06-26
target/riscv: Introduce extension implied rule helpers
Frank Chang
1
-0
/
+121
2024-06-26
target/riscv: Introduce extension implied rules definition
Frank Chang
2
-0
/
+31
2024-06-26
target/riscv: fix instructions count handling in icount mode
Clément Léger
1
-13
/
+17
2024-06-26
target/riscv: Fix froundnx.h nanbox check
Branislav Brzak
1
-1
/
+1
2024-06-26
hw/riscv/virt.c: Make block devices default to virtio
Sunil V L
1
-0
/
+2
2024-06-26
target/riscv: Support the version for ss1p13
Fea.Wang
2
-1
/
+9
2024-06-26
target/riscv: Reserve exception codes for sw-check and hw-err
Fea.Wang
1
-0
/
+2
2024-06-26
target/riscv: Add MEDELEGH, HEDELEGH csrs for RV32
Fea.Wang
2
-0
/
+33
2024-06-26
target/riscv: Add 'P1P13' bit in SMSTATEEN0
Fea.Wang
2
-0
/
+9
2024-06-26
target/riscv: Define macros and variables for ss1p13
Fea.Wang
2
-1
/
+4
2024-06-26
target/riscv: Reuse the conversion function of priv_spec
Jim Shu
3
-10
/
+6
2024-06-26
target/riscv/kvm: define TARGET_KVM_HAVE_GUEST_DEBUG
Chao Du
1
-0
/
+1
2024-06-26
target/riscv/kvm: handle the exit with debug reason
Chao Du
1
-0
/
+20
2024-06-26
target/riscv/kvm: add software breakpoints support
Chao Du
1
-0
/
+69
2024-06-26
hw/riscv/virt.c: imsics DT: add '#msi-cells'
Daniel Henrique Barboza
1
-0
/
+1
2024-06-26
hw/riscv/virt.c: imsics DT: add 'qemu, imsics' to 'compatible'
Daniel Henrique Barboza
1
-1
/
+7
2024-06-26
hw/riscv/virt.c: change imsic nodename to 'interrupt-controller'
Daniel Henrique Barboza
1
-1
/
+2
2024-06-26
hw/riscv/virt.c: aplic DT: rename prop to 'riscv, delegation'
Daniel Henrique Barboza
1
-1
/
+1
2024-06-26
hw/riscv/virt.c: aplic DT: add 'qemu, aplic' to 'compatible'
Daniel Henrique Barboza
1
-1
/
+6
[next]