diff options
| author | Richard Henderson <richard.henderson@linaro.org> | 2023-09-19 16:07:14 +0200 |
|---|---|---|
| committer | Richard Henderson <richard.henderson@linaro.org> | 2023-11-06 18:49:33 -0800 |
| commit | d781cb7798e41141f377784257e27f615041603d (patch) | |
| tree | 29423df1b87b9b980094d568c0b37297e7956210 /target | |
| parent | 1e9ab9fbe06b6b343409029f5be2f184d6b69fde (diff) | |
| download | qemu-d781cb7798e41141f377784257e27f615041603d.zip qemu-d781cb7798e41141f377784257e27f615041603d.tar.gz qemu-d781cb7798e41141f377784257e27f615041603d.tar.bz2 | |
target/hppa: Fix extrw and depw with sar for hppa64
These are 32-bit operations regardless of processor.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'target')
| -rw-r--r-- | target/hppa/translate.c | 7 |
1 files changed, 5 insertions, 2 deletions
diff --git a/target/hppa/translate.c b/target/hppa/translate.c index ffa367b..ed88f72 100644 --- a/target/hppa/translate.c +++ b/target/hppa/translate.c @@ -3230,7 +3230,9 @@ static bool trans_extrw_sar(DisasContext *ctx, arg_extrw_sar *a) tmp = tcg_temp_new(); /* Recall that SAR is using big-endian bit numbering. */ - tcg_gen_xori_reg(tmp, cpu_sar, TARGET_REGISTER_BITS - 1); + tcg_gen_andi_reg(tmp, cpu_sar, 31); + tcg_gen_xori_reg(tmp, tmp, 31); + if (a->se) { tcg_gen_sar_reg(dest, src, tmp); tcg_gen_sextract_reg(dest, dest, 0, len); @@ -3355,7 +3357,8 @@ static bool do_depw_sar(DisasContext *ctx, unsigned rt, unsigned c, tmp = tcg_temp_new(); /* Convert big-endian bit numbering in SAR to left-shift. */ - tcg_gen_xori_reg(shift, cpu_sar, TARGET_REGISTER_BITS - 1); + tcg_gen_andi_reg(shift, cpu_sar, 31); + tcg_gen_xori_reg(shift, shift, 31); mask = tcg_temp_new(); tcg_gen_movi_reg(mask, msb + (msb - 1)); |