aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/cpu.c
diff options
context:
space:
mode:
authorAlistair Francis <alistair.francis@wdc.com>2020-05-05 13:04:50 -0700
committerAlistair Francis <alistair.francis@wdc.com>2020-06-03 09:11:51 -0700
commit1a9540d1f1a9c5022d9273d0244e5809679dd33b (patch)
tree9ea2807a5edfdafaeef072edff21da9ba8ee8493 /target/riscv/cpu.c
parent65a117da6ec5f0226952368d544cfb5c2a1dcead (diff)
downloadqemu-1a9540d1f1a9c5022d9273d0244e5809679dd33b.zip
qemu-1a9540d1f1a9c5022d9273d0244e5809679dd33b.tar.gz
qemu-1a9540d1f1a9c5022d9273d0244e5809679dd33b.tar.bz2
target/riscv: Drop support for ISA spec version 1.09.1
The RISC-V ISA spec version 1.09.1 has been deprecated in QEMU since 4.1. It's not commonly used so let's remove support for it. Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Bin Meng <bin.meng@windriver.com>
Diffstat (limited to 'target/riscv/cpu.c')
-rw-r--r--target/riscv/cpu.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index 112f2e3..eeb91f8 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -368,8 +368,6 @@ static void riscv_cpu_realize(DeviceState *dev, Error **errp)
priv_version = PRIV_VERSION_1_11_0;
} else if (!g_strcmp0(cpu->cfg.priv_spec, "v1.10.0")) {
priv_version = PRIV_VERSION_1_10_0;
- } else if (!g_strcmp0(cpu->cfg.priv_spec, "v1.9.1")) {
- priv_version = PRIV_VERSION_1_09_1;
} else {
error_setg(errp,
"Unsupported privilege spec version '%s'",