diff options
author | Jamin Lin <jamin_lin@aspeedtech.com> | 2025-09-19 17:30:07 +0800 |
---|---|---|
committer | Cédric Le Goater <clg@redhat.com> | 2025-09-29 18:00:20 +0200 |
commit | a498916ba292ada19cc47df80e0e9507c63356fc (patch) | |
tree | dfeb334625f4f37d8bbcc93654f56e6f1a7808ef /scripts/qapi/parser.py | |
parent | 575846c056a320b3008436fc8c11d10616677722 (diff) | |
download | qemu-a498916ba292ada19cc47df80e0e9507c63356fc.zip qemu-a498916ba292ada19cc47df80e0e9507c63356fc.tar.gz qemu-a498916ba292ada19cc47df80e0e9507c63356fc.tar.bz2 |
hw/arm/aspeed_ast2600: Add PCIe RC support (RC_H only)
Wire up the PCIe Root Complex in the AST2600 SoC model.
According to the AST2600 firmware driver, only the RC_H controller is
supported. RC_H uses PCIe PHY1 at 0x1e6ed200 and the PCIe config (H2X)
register block at 0x1e770000. The RC_H MMIO window is mapped at
0x70000000–0x80000000. RC_L is not modeled. The RC_H interrupt is
wired to IRQ 168. Only RC_H is realized and connected to the SoC
interrupt controller.
The SoC integration initializes PCIe PHY1, instantiates a single RC
instance, wires its MMIO regions, and connects its interrupt. An alias
region is added to map the RC MMIO space into the guest physical address
space.
This provides enough functionality for firmware and guest drivers to
discover and use the AST2600 RC_H Root Complex while leaving RC_L
unimplemented.
Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
Reviewed-by: Cédric Le Goater <clg@redhat.com>
Link: https://lore.kernel.org/qemu-devel/20250919093017.338309-9-jamin_lin@aspeedtech.com
Signed-off-by: Cédric Le Goater <clg@redhat.com>
Diffstat (limited to 'scripts/qapi/parser.py')
0 files changed, 0 insertions, 0 deletions