aboutsummaryrefslogtreecommitdiff
path: root/hw
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2019-11-11 13:58:47 +0000
committerPeter Maydell <peter.maydell@linaro.org>2019-11-11 13:58:48 +0000
commitb626eb031a33886a06a153b8715213a2b5816c1c (patch)
tree4441671577a639ebb5e96d6d5731e92a739c963b /hw
parent654efcb511d394c1d3f5292c28503d1d19e5b1d3 (diff)
parent45c078f163fd47c35e7505d98928fae63baada7d (diff)
downloadqemu-b626eb031a33886a06a153b8715213a2b5816c1c.zip
qemu-b626eb031a33886a06a153b8715213a2b5816c1c.tar.gz
qemu-b626eb031a33886a06a153b8715213a2b5816c1c.tar.bz2
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20191111' into staging
target-arm queue: * Remove old unassigned_access CPU hook API * Remove old ptimer_init_with_bh() API * hw/arm/boot: Set NSACR.{CP11, CP10} in dummy SMC setup routine # gpg: Signature made Mon 11 Nov 2019 13:56:56 GMT # gpg: using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE # gpg: issuer "peter.maydell@linaro.org" # gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [ultimate] # gpg: aka "Peter Maydell <pmaydell@gmail.com>" [ultimate] # gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [ultimate] # Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83 15CF 3C25 25ED 1436 0CDE * remotes/pmaydell/tags/pull-target-arm-20191111: hw/arm/boot: Set NSACR.{CP11, CP10} in dummy SMC setup routine Remove unassigned_access CPU hook ptimer: Remove old ptimer_init_with_bh() API Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw')
-rw-r--r--hw/arm/boot.c3
-rw-r--r--hw/core/ptimer.c91
2 files changed, 18 insertions, 76 deletions
diff --git a/hw/arm/boot.c b/hw/arm/boot.c
index ef67249..8fb4a63 100644
--- a/hw/arm/boot.c
+++ b/hw/arm/boot.c
@@ -240,6 +240,9 @@ void arm_write_secure_board_setup_dummy_smc(ARMCPU *cpu,
};
uint32_t board_setup_blob[] = {
/* board setup addr */
+ 0xee110f51, /* mrc p15, 0, r0, c1, c1, 2 ;read NSACR */
+ 0xe3800b03, /* orr r0, #0xc00 ;set CP11, CP10 */
+ 0xee010f51, /* mcr p15, 0, r0, c1, c1, 2 ;write NSACR */
0xe3a00e00 + (mvbar_addr >> 4), /* mov r0, #mvbar_addr */
0xee0c0f30, /* mcr p15, 0, r0, c12, c0, 1 ;set MVBAR */
0xee110f11, /* mrc p15, 0, r0, c1 , c1, 0 ;read SCR */
diff --git a/hw/core/ptimer.c b/hw/core/ptimer.c
index 7239b82..b5a54e2 100644
--- a/hw/core/ptimer.c
+++ b/hw/core/ptimer.c
@@ -29,7 +29,6 @@ struct ptimer_state
int64_t last_event;
int64_t next_event;
uint8_t policy_mask;
- QEMUBH *bh;
QEMUTimer *timer;
ptimer_cb callback;
void *callback_opaque;
@@ -46,12 +45,7 @@ struct ptimer_state
/* Use a bottom-half routine to avoid reentrancy issues. */
static void ptimer_trigger(ptimer_state *s)
{
- if (s->bh) {
- replay_bh_schedule_event(s->bh);
- }
- if (s->callback) {
- s->callback(s->callback_opaque);
- }
+ s->callback(s->callback_opaque);
}
static void ptimer_reload(ptimer_state *s, int delta_adjust)
@@ -296,15 +290,10 @@ uint64_t ptimer_get_count(ptimer_state *s)
void ptimer_set_count(ptimer_state *s, uint64_t count)
{
- assert(s->in_transaction || !s->callback);
+ assert(s->in_transaction);
s->delta = count;
if (s->enabled) {
- if (!s->callback) {
- s->next_event = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
- ptimer_reload(s, 0);
- } else {
- s->need_reload = true;
- }
+ s->need_reload = true;
}
}
@@ -312,7 +301,7 @@ void ptimer_run(ptimer_state *s, int oneshot)
{
bool was_disabled = !s->enabled;
- assert(s->in_transaction || !s->callback);
+ assert(s->in_transaction);
if (was_disabled && s->period == 0) {
if (!qtest_enabled()) {
@@ -322,12 +311,7 @@ void ptimer_run(ptimer_state *s, int oneshot)
}
s->enabled = oneshot ? 2 : 1;
if (was_disabled) {
- if (!s->callback) {
- s->next_event = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
- ptimer_reload(s, 0);
- } else {
- s->need_reload = true;
- }
+ s->need_reload = true;
}
}
@@ -335,7 +319,7 @@ void ptimer_run(ptimer_state *s, int oneshot)
is immediately restarted. */
void ptimer_stop(ptimer_state *s)
{
- assert(s->in_transaction || !s->callback);
+ assert(s->in_transaction);
if (!s->enabled)
return;
@@ -343,42 +327,30 @@ void ptimer_stop(ptimer_state *s)
s->delta = ptimer_get_count(s);
timer_del(s->timer);
s->enabled = 0;
- if (s->callback) {
- s->need_reload = false;
- }
+ s->need_reload = false;
}
/* Set counter increment interval in nanoseconds. */
void ptimer_set_period(ptimer_state *s, int64_t period)
{
- assert(s->in_transaction || !s->callback);
+ assert(s->in_transaction);
s->delta = ptimer_get_count(s);
s->period = period;
s->period_frac = 0;
if (s->enabled) {
- if (!s->callback) {
- s->next_event = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
- ptimer_reload(s, 0);
- } else {
- s->need_reload = true;
- }
+ s->need_reload = true;
}
}
/* Set counter frequency in Hz. */
void ptimer_set_freq(ptimer_state *s, uint32_t freq)
{
- assert(s->in_transaction || !s->callback);
+ assert(s->in_transaction);
s->delta = ptimer_get_count(s);
s->period = 1000000000ll / freq;
s->period_frac = (1000000000ll << 32) / freq;
if (s->enabled) {
- if (!s->callback) {
- s->next_event = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
- ptimer_reload(s, 0);
- } else {
- s->need_reload = true;
- }
+ s->need_reload = true;
}
}
@@ -386,17 +358,12 @@ void ptimer_set_freq(ptimer_state *s, uint32_t freq)
count = limit. */
void ptimer_set_limit(ptimer_state *s, uint64_t limit, int reload)
{
- assert(s->in_transaction || !s->callback);
+ assert(s->in_transaction);
s->limit = limit;
if (reload)
s->delta = limit;
if (s->enabled && reload) {
- if (!s->callback) {
- s->next_event = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
- ptimer_reload(s, 0);
- } else {
- s->need_reload = true;
- }
+ s->need_reload = true;
}
}
@@ -407,7 +374,7 @@ uint64_t ptimer_get_limit(ptimer_state *s)
void ptimer_transaction_begin(ptimer_state *s)
{
- assert(!s->in_transaction || !s->callback);
+ assert(!s->in_transaction);
s->in_transaction = true;
s->need_reload = false;
}
@@ -448,37 +415,12 @@ const VMStateDescription vmstate_ptimer = {
}
};
-ptimer_state *ptimer_init_with_bh(QEMUBH *bh, uint8_t policy_mask)
-{
- ptimer_state *s;
-
- s = (ptimer_state *)g_malloc0(sizeof(ptimer_state));
- s->bh = bh;
- s->timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, ptimer_tick, s);
- s->policy_mask = policy_mask;
-
- /*
- * These two policies are incompatible -- trigger-on-decrement implies
- * a timer trigger when the count becomes 0, but no-immediate-trigger
- * implies a trigger when the count stops being 0.
- */
- assert(!((policy_mask & PTIMER_POLICY_TRIGGER_ONLY_ON_DECREMENT) &&
- (policy_mask & PTIMER_POLICY_NO_IMMEDIATE_TRIGGER)));
- return s;
-}
-
ptimer_state *ptimer_init(ptimer_cb callback, void *callback_opaque,
uint8_t policy_mask)
{
ptimer_state *s;
- /*
- * The callback function is mandatory; so we use it to distinguish
- * old-style QEMUBH ptimers from new transaction API ptimers.
- * (ptimer_init_with_bh() allows a NULL bh pointer and at least
- * one device (digic-timer) passes NULL, so it's not the case
- * that either s->bh != NULL or s->callback != NULL.)
- */
+ /* The callback function is mandatory. */
assert(callback);
s = g_new0(ptimer_state, 1);
@@ -499,9 +441,6 @@ ptimer_state *ptimer_init(ptimer_cb callback, void *callback_opaque,
void ptimer_free(ptimer_state *s)
{
- if (s->bh) {
- qemu_bh_delete(s->bh);
- }
timer_free(s->timer);
g_free(s);
}