aboutsummaryrefslogtreecommitdiff
path: root/hw/misc/sifive_u_prci.c
diff options
context:
space:
mode:
authorDaniel Henrique Barboza <dbarboza@ventanamicro.com>2023-04-06 15:03:45 -0300
committerAlistair Francis <alistair.francis@wdc.com>2023-05-05 10:49:50 +1000
commitb5c042e8a0300989b7e9ce0d24b6535c77439d3e (patch)
tree9d5865c4f7d000babb9b5c39aa4a3207839d1a7f /hw/misc/sifive_u_prci.c
parente17801e1708da60371550af5a67e14c7d8db4eae (diff)
downloadqemu-b5c042e8a0300989b7e9ce0d24b6535c77439d3e.zip
qemu-b5c042e8a0300989b7e9ce0d24b6535c77439d3e.tar.gz
qemu-b5c042e8a0300989b7e9ce0d24b6535c77439d3e.tar.bz2
target/riscv: remove cpu->cfg.ext_h
Create a new "h" RISCVCPUMisaExtConfig property that will update env->misa_ext* with RVH. Instances of cpu->cfg.ext_h and similar are replaced with riscv_has_ext(env, RVH). Remove the old "h" property and 'ext_h' from RISCVCPUConfig. Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Reviewed-by: Weiwei Li <liweiwei@iscas.ac.cn> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <20230406180351.570807-15-dbarboza@ventanamicro.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'hw/misc/sifive_u_prci.c')
0 files changed, 0 insertions, 0 deletions