aboutsummaryrefslogtreecommitdiff
path: root/hw/misc/sifive_u_prci.c
diff options
context:
space:
mode:
authorDaniel Henrique Barboza <dbarboza@ventanamicro.com>2023-04-06 15:03:39 -0300
committerAlistair Francis <alistair.francis@wdc.com>2023-05-05 10:49:50 +1000
commit4b33598fbe8cd899a08e7ac1cff9b9cb1e8477e9 (patch)
tree00d30558129add348e1c930aaa897623a603239b /hw/misc/sifive_u_prci.c
parentffffd954ba168d5b6812d25b8cf49d160874f241 (diff)
downloadqemu-4b33598fbe8cd899a08e7ac1cff9b9cb1e8477e9.zip
qemu-4b33598fbe8cd899a08e7ac1cff9b9cb1e8477e9.tar.gz
qemu-4b33598fbe8cd899a08e7ac1cff9b9cb1e8477e9.tar.bz2
target/riscv: remove cpu->cfg.ext_f
Create a new "f" RISCVCPUMisaExtConfig property that will update env->misa_ext* with RVF. Instances of cpu->cfg.ext_f and similar are replaced with riscv_has_ext(env, RVF). Remove the old "f" property and 'ext_f' from RISCVCPUConfig. Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Reviewed-by: Weiwei Li <liweiwei@iscas.ac.cn> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <20230406180351.570807-9-dbarboza@ventanamicro.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'hw/misc/sifive_u_prci.c')
0 files changed, 0 insertions, 0 deletions