aboutsummaryrefslogtreecommitdiff
path: root/hw/intc
diff options
context:
space:
mode:
authorBin Meng <bmeng.cn@gmail.com>2019-03-17 01:03:10 -0700
committerPalmer Dabbelt <palmer@sifive.com>2019-03-19 05:18:28 -0700
commit4e85ea82c1b2cd7c27970b671cd4ca6ef6f78354 (patch)
treec90e5a7136ad8049b0de03d2ade72a1f8969ce7e /hw/intc
parent6b745d4fada5c73db44f596a62e29a5dbe3fc53f (diff)
downloadqemu-4e85ea82c1b2cd7c27970b671cd4ca6ef6f78354.zip
qemu-4e85ea82c1b2cd7c27970b671cd4ca6ef6f78354.tar.gz
qemu-4e85ea82c1b2cd7c27970b671cd4ca6ef6f78354.tar.bz2
riscv: sifive_uart: Generate TX interrupt
At present the sifive uart model only generates RX interrupt. This updates it to generate TX interrupt so that it is more useful. Note the TX fifo is still unimplemented. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
Diffstat (limited to 'hw/intc')
0 files changed, 0 insertions, 0 deletions