aboutsummaryrefslogtreecommitdiff
path: root/configure
diff options
context:
space:
mode:
authorJim Wilson <jimw@sifive.com>2019-03-15 03:26:55 -0700
committerPalmer Dabbelt <palmer@sifive.com>2019-03-19 05:13:24 -0700
commit1a987a1d5faaff6c3616a857c111aa3fd9d40ffa (patch)
treedd59f2cd240837224ae74ba592e05a07d5bf8a74 /configure
parent86e2fca2d7f163c50b80254e0afdd4e16378b3bb (diff)
downloadqemu-1a987a1d5faaff6c3616a857c111aa3fd9d40ffa.zip
qemu-1a987a1d5faaff6c3616a857c111aa3fd9d40ffa.tar.gz
qemu-1a987a1d5faaff6c3616a857c111aa3fd9d40ffa.tar.bz2
RISC-V: Add 32-bit gdb xml files.
Signed-off-by: Jim Wilson <jimw@sifive.com> Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
Diffstat (limited to 'configure')
-rwxr-xr-xconfigure1
1 files changed, 1 insertions, 0 deletions
diff --git a/configure b/configure
index 02ea221..e191456 100755
--- a/configure
+++ b/configure
@@ -7514,6 +7514,7 @@ case "$target_name" in
TARGET_BASE_ARCH=riscv
TARGET_ABI_DIR=riscv
mttcg=yes
+ gdb_xml_files="riscv-32bit-cpu.xml riscv-32bit-fpu.xml riscv-32bit-csr.xml"
target_compiler=$cross_cc_riscv32
;;
riscv64)