aboutsummaryrefslogtreecommitdiff
path: root/llvm/unittests/CodeGen/MachineInstrTest.cpp
AgeCommit message (Expand)AuthorFilesLines
2024-12-12CodeGen: Eliminate dynamic relocations in the register superclass tables. (#1...Owen Anderson1-1/+1
2024-12-11Revert "CodeGen: Eliminate dynamic relocations in the register superclass tab...Owen Anderson1-1/+1
2024-12-11CodeGen: Eliminate dynamic relocations in the register superclass tables. (#1...Owen Anderson1-1/+1
2024-11-14Overhaul the TargetMachine and LLVMTargetMachine Classes (#111234)Matin Raayai1-1/+1
2024-09-21[unittests] Use {} instead of std::nullopt to initialize empty ArrayRef (#109...Jay Foad1-8/+8
2024-09-13[llvm][unittests] Strip unneeded uses of raw_string_ostream::str() (NFC)JOE19941-3/+2
2024-06-29[IRBuilder] Don't include Module.h (NFC) (#97159)Nikita Popov1-0/+1
2024-04-24[IR] Memory Model Relaxation Annotations (#78569)Pierre van Houtryve1-0/+52
2024-01-30[AMDGPU] Speed up SIRegisterInfo::getReservedRegs (#79844)Jay Foad1-1/+2
2023-12-13[llvm] Use StringRef::{starts,ends}_with (NFC)Kazu Hirata1-3/+2
2023-10-30[MachineInstr] add insert method for variadic instructions (#67699)Nick Desaulniers1-0/+83
2023-03-27[MC] Store operand info immediately after the TargetInsts table. NFC.Jay Foad1-35/+39
2023-03-27[MC] Store implicit ops immediately after the TargetInsts table. NFC.Jay Foad1-19/+17
2023-02-07[NFC][TargetParser] Remove llvm/ADT/Triple.hArchibald Elliott1-1/+1
2023-01-24[MC] Store number of implicit operands in MCInstrDesc. NFC.Jay Foad1-16/+18
2022-12-02[llvm/unittests] Use std::nullopt instead of None (NFC)Kazu Hirata1-8/+8
2022-11-08Reland "[llvm][NFC] Use c++17 style variable type traits"Nathan James1-2/+1
2022-11-08Revert "[llvm][NFC] Use c++17 style variable type traits"Nathan James1-1/+2
2022-11-08[llvm][NFC] Use c++17 style variable type traitsNathan James1-2/+1
2022-09-07[MachineInstrBuilder] Introduce MIMetadata to simplify metadata propagationMarco Elver1-0/+30
2022-09-06[MachineInstr] Allow setting PCSections in ExtraInfoMarco Elver1-10/+40
2021-10-08Move TargetRegistry.(h|cpp) from Support to MCReid Kleckner1-1/+1
2021-10-07[MachineInstr] Move MIParser's DBG_VALUE RegState::Debug invariant into Machi...Jack Andersen1-0/+26
2021-05-23[MC] Refactor MCObjectFileInfo initialization and allow targets to create MCO...Philipp Krones1-1/+1
2021-05-05[MC] Untangle MCContext and MCObjectFileInfoPhilipp Krones1-3/+6
2020-12-02Switch from llvm::is_trivially_copyable to std::is_trivially_copyableFangrui Song1-1/+2
2020-12-02Revert "Use std::is_trivially_copyable", breaks MSVC buildReid Kleckner1-2/+1
2020-12-02Use std::is_trivially_copyableFangrui Song1-1/+2
2020-04-08unittest: Disable MachineInstrClone.CopyCallSiteInfo entirelyVedant Kumar1-24/+0
2020-04-08unittest: Disable MachineInstrClone.CopyCallSiteInfo on WindowsVedant Kumar1-0/+4
2020-04-08MachineFunction: Copy call site info when duplicating instsVedant Kumar1-0/+20
2020-03-30[Alignment][NFC] Use Align version of getMachineMemOperandGuillaume Chatelet1-3/+3
2020-03-29[MC] Move deprecation infos from MCTargetDesc to MCInstrInfoBenjamin Kramer1-16/+10
2020-02-28[DebugInfo] Re-implement LexicalScopes dominance method, add unit testsJeremy Morse1-140/+27
2019-10-31Fix initialization-order-fiasco error in "Add a heap alloc site marker field ...Amy Huang1-7/+8
2019-10-28Recommit "Add a heap alloc site marker field to the ExtraInfo in MachineInstrs"Amy Huang1-0/+140
2019-10-25Revert "Add an instruction marker field to the ExtraInfo in MachineInstrs."Amy Huang1-144/+0
2019-10-25Add an instruction marker field to the ExtraInfo in MachineInstrs.Amy Huang1-0/+144
2019-10-17[Alignment][NFC] Use Align for TargetFrameLowering/SubtargetGuillaume Chatelet1-1/+1
2019-08-15[llvm] Migrate llvm::make_unique to std::make_uniqueJonas Devlieghere1-2/+2
2019-07-09[unittest] Add the missing bogus machine register info initialization.Michael Liao1-1/+4
2019-07-09[unittest] Add bogus register info.Michael Liao1-0/+52
2019-07-05[CodeGen] Enhance `MachineInstrSpan` to allow the end of MBB to be used.Michael Liao1-0/+33
2019-06-02[X86] Fix several places that weren't passing what they though they were to M...Craig Topper1-1/+2
2019-03-05[Subtarget] Merge ProcSched and ProcDesc arrays in MCSubtargetInfo into a sin...Craig Topper1-1/+1
2019-01-20Replace llvm::isPodLike<...> by llvm::is_trivially_copyable<...>Serge Guelton1-0/+2
2019-01-19Update the file headers across all of the LLVM projects in the monorepoChandler Carruth1-4/+3
2018-11-19[DebugInfo] DISubprogram flags get their own flags word. NFC.Paul Robinson1-2/+2
2018-04-24[CodeGen] Print user-friendly debug locations as MI commentsFrancis Visoiu Mistrih1-1/+7
2018-01-31Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi1-1/+1
generated by cgit v1.1 at 2025-09-29 12:05:37 +0000