aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/R600/R600ControlFlowFinalizer.cpp
AgeCommit message (Expand)AuthorFilesLines
2014-10-04Remove unnecessary copying or replace it with moves in a bunch of places.Benjamin Kramer1-7/+5
2014-10-03Eliminate some deep std::vector copies. NFC.Benjamin Kramer1-2/+2
2014-08-05Have MachineFunction cache a pointer to the subtarget to make lookupsEric Christopher1-3/+2
2014-08-04Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher1-2/+4
2014-07-13R600: Make ShaderType privateMatt Arsenault1-2/+2
2014-06-13R600: Move AMDGPUInstrInfo from AMDGPUTargetMachine into AMDGPUSubtargetTom Stellard1-0/+1
2014-04-29[C++11] Add 'override' keywords and remove 'virtual'. Additionally add 'final...Craig Topper1-2/+2
2014-04-25[C++] Use 'nullptr'. Target edition.Craig Topper1-4/+4
2014-04-22[Modules] Fix potential ODR violations by sinking the DEBUG_TYPEChandler Carruth1-1/+2
2014-01-23R600: Correctly handle vertex fetch clauses the precede ENDIFsTom Stellard1-0/+1
2014-01-23R600: Recommit 199842: Add work-around for the CF stack entry HW bugTom Stellard1-1/+42
2014-01-22Revert "R600: Add work-around for the CF stack entry HW bug"Tom Stellard1-42/+1
2014-01-22R600: Add work-around for the CF stack entry HW bugTom Stellard1-1/+42
2014-01-22R600: Refactor stack size calculationTom Stellard1-36/+139
2014-01-22R600: CF_PUSH is the same on Evergreen and CaymanTom Stellard1-1/+1
2013-12-02R600: Workaround for cayman loop bugVincent Lejeune1-0/+10
2013-08-16R600: Add IsExport bit to TableGen instruction definitionsTom Stellard1-9/+4
2013-08-16R600: Change the RAT instruction assembly names so they match the docsTom Stellard1-2/+2
2013-08-01R600: Add 64-bit float load/store supportTom Stellard1-1/+3
2013-07-31R600: Remove predicated_break instVincent Lejeune1-9/+2
2013-07-19R600: Don't emit empty then clause and use alu_pop_afterVincent Lejeune1-9/+39
2013-07-15Make some arrays 'static const'Craig Topper1-1/+1
2013-07-09R600: Do not predicated basic block with multiple alu clauseVincent Lejeune1-0/+2
2013-06-14R600: Use EXPORT_RAT_INST_STORE_DWORD for stores on CaymanTom Stellard1-0/+1
2013-06-07R600: Anti dep better handled in tex clauseVincent Lejeune1-6/+4
2013-06-07R600: Rework subtarget info and remove AMDILDevice classesTom Stellard1-6/+8
2013-06-07Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling1-7/+9
2013-06-03R600: CALL_FS consumes a stack size entryVincent Lejeune1-0/+1
2013-05-23R600: Fix R600ControlFlowFinalizer not considering VTX_READ 128 bit dst regTom Stellard1-2/+9
2013-05-23Move passes from namespace llvm into anonymous namespaces. Sort includes whil...Benjamin Kramer1-4/+5
2013-05-23Setting the default value (fixes CRT assertions about uninitialized variable ...Aaron Ballman1-3/+3
2013-05-17R600: Some factorizationVincent Lejeune1-9/+7
2013-05-17R600: Factorize Fetch size limit inside AMDGPUSubTargetVincent Lejeune1-5/+2
2013-05-02R600: Signed literals are 64bits wideVincent Lejeune1-3/+3
2013-04-30R600: use native for aluVincent Lejeune1-1/+109
2013-04-30R600: Take inner dependency into tex/vtx clausesVincent Lejeune1-0/+34
2013-04-30R600: Turn TEX/VTX into native instructionsVincent Lejeune1-10/+31
2013-04-30R600: Add FetchInst bit to instruction defs to denote vertex/tex instructionsVincent Lejeune1-36/+9
2013-04-29R600: Use correct CF_END instruction on Northern Island GPUsTom Stellard1-1/+1
2013-04-23R600: Use .AMDGPU.config section to emit stacksizeVincent Lejeune1-5/+21
2013-04-23R600: Add CF_ENDVincent Lejeune1-42/+49
2013-04-11R600ControlFlowFinalizer.cpp: Fix a warning. [-Wunused-variable]NAKAMURA Takumi1-0/+1
2013-04-11Whitespace.NAKAMURA Takumi1-2/+1
2013-04-10R600: Add VTX_READ_* and RAT_WRITE_CACHELESS_* when computing cf addrVincent Lejeune1-1/+10
2013-04-08R600: Control Flow support for pre EG genVincent Lejeune1-12/+72
2013-04-04R600: Fix wrong address when substituting ENDIFVincent Lejeune1-1/+1
2013-04-04R600: Take export into account when computing cf addressVincent Lejeune1-0/+4
2013-04-03R600: Simplify data structure and add DEBUG to R600ControlFlowFinalizerVincent Lejeune1-20/+21
2013-04-03R600: Consider KILLGT as an ALU instructionVincent Lejeune1-1/+0
2013-04-01R600: Add support for native control flowVincent Lejeune1-0/+264
generated by cgit v1.1 at 2025-10-16 03:43:18 +0000