aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
AgeCommit message (Expand)AuthorFilesLines
2016-09-09AMDGPU: Run LoadStoreVectorizer pass by defaultMatt Arsenault1-1/+1
2016-08-29AMDGPU/SI: Implement a custom MachineSchedStrategyTom Stellard1-1/+15
2016-08-29AMDGPU/SI: Improve SILoadStoreOptimizer and run it before the schedulerTom Stellard1-11/+1
2016-08-22AMDGPU: Split SILowerControlFlow into two piecesMatt Arsenault1-8/+14
2016-08-17[PM] Port the always inliner to the new pass manager in a much moreChandler Carruth1-1/+2
2016-08-16[AMDGPU] Remove duplicate initialization of SIDebuggerInsertNops passKonstantin Zhuravlyov1-1/+0
2016-08-11AMDGPU: Prune includesMatt Arsenault1-9/+5
2016-07-27[GlobalISel] Introduce an instruction selector.Ahmed Bougacha1-0/+5
2016-07-22GlobalISel: implement legalization pass, with just one transformation.Tim Northover1-0/+5
2016-07-19AMDGPU: Change fdiv lowering based on !fpmath metadataMatt Arsenault1-0/+8
2016-07-14AMDGPU/R600: Delete/rename intrinsics no longer used by mesaMatt Arsenault1-1/+0
2016-07-13AMDGPU/SI: Add support for R_AMDGPU_GOTPCRELTom Stellard1-3/+3
2016-07-01AMDGPU: Add option to run the load/store vectorizerMatt Arsenault1-0/+16
2016-06-28AMDGPU: Fix global isel crashesMatt Arsenault1-4/+7
2016-06-28AMDGPU: Fix typoMatt Arsenault1-7/+6
2016-06-28AMDGPU: Fix global isel buildMatt Arsenault1-0/+12
2016-06-27AMDGPU: Implement per-function subtargetsMatt Arsenault1-6/+64
2016-06-27AMDGPU: Move subtarget feature checks into passesMatt Arsenault1-14/+30
2016-06-24AMDGPU: Add stub custom CodeGenPrepare passMatt Arsenault1-0/+1
2016-06-24AMDGPU: Remove disable-irstructurizer subtarget featureMatt Arsenault1-2/+7
2016-06-24AMDGPU: Cleanup subtarget handling.Matt Arsenault1-20/+28
2016-06-22AMDGPU: Run verifier after 2nd run of SIShrinkInstructionsMatt Arsenault1-1/+1
2016-06-22AMDGPU: Fix verifier errors in SILowerControlFlowMatt Arsenault1-2/+2
2016-06-15AMDGPU: Run pointer optimization passesMatt Arsenault1-7/+46
2016-06-09AMDGPU: Run verifer after insert waits passMatt Arsenault1-1/+1
2016-06-09AMDGPU: Properly initialize SIShrinkInstructionsMatt Arsenault1-0/+1
2016-06-02AMDGPU: Fix crashes on unknown processor nameMatt Arsenault1-1/+1
2016-06-02AMDGPU: SIDebuggerInsertNops preserves CFGMatt Arsenault1-0/+1
2016-05-31AMDGPU: Remove unused address spaceMatt Arsenault1-10/+10
2016-05-18Delete Reloc::Default.Rafael Espindola1-8/+15
2016-05-18AMDGPU: Don't run passes that aren't usefulMatt Arsenault1-0/+5
2016-05-10[AMDGPU][NFC] Rename SIInsertNops -> SIDebuggerInsertNopsKonstantin Zhuravlyov1-2/+2
2016-05-10CodeGen: Move TargetPassConfig from Passes.h to an own header; NFCMatthias Braun1-1/+2
2016-05-05AMDGPU/SI: Add support for AMD code object version 2.Tom Stellard1-3/+0
2016-04-30AMDGPU/SI: Enable the post-ra schedulerTom Stellard1-0/+11
2016-04-29AMDGPU/SI: Move post regalloc run of SIShrinkInstructionsMatt Arsenault1-5/+1
2016-04-22[AMDGPU] Insert nop pass: take care of outstanding feedbackKonstantin Zhuravlyov1-5/+1
2016-04-18[AMDGPU] Add insert nops pass based on subtarget features instead of cl::optKonstantin Zhuravlyov1-7/+3
2016-04-14AMDGPU: Run SIFoldOperands after PeepholeOptimizerMatt Arsenault1-1/+15
2016-04-14AMDGPU: Add skeleton GlobalIsel implementationTom Stellard1-0/+16
2016-04-14AMDGPU: Remove SIFixSGPRLiveRanges passNicolai Haehnle1-7/+0
2016-03-21AMDGPU: Add SIWholeQuadMode passNicolai Haehnle1-0/+2
2016-03-11AMDGPU: R600 code splitting cleanupMatt Arsenault1-2/+2
2016-03-03AMDGPU: Insert two S_NOP instructions for every high level source statement.Tom Stellard1-0/+11
2016-02-12AMDGPU/SI: Detect uniform branches and emit s_cbranch instructionsTom Stellard1-5/+5
2016-02-12AMDGPU: Initialize SILowerControlFlowMatt Arsenault1-1/+2
2016-02-05AMDGPU: Fix ordering of CPU and FS parameters in TargetMachine constructorsTom Stellard1-4/+4
2016-02-05AMDGPU/SI: Correctly initialize SIInsertWaits passTom Stellard1-1/+2
2016-02-02AMDGPU: Skip promote alloca with no optimizationsMatt Arsenault1-1/+1
2016-01-30AMDGPU: Fix emitting invalid workitem intrinsics for HSAMatt Arsenault1-2/+4
generated by cgit v1.1 at 2025-10-15 12:00:40 +0000