aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
diff options
context:
space:
mode:
authorIgor Breger <igor.breger@intel.com>2017-09-17 11:34:17 +0000
committerIgor Breger <igor.breger@intel.com>2017-09-17 11:34:17 +0000
commitf1d388a5c5a03696349959def898e4f23bffdbdc (patch)
treecfe8515ded9a47bd49b6825a99c6623afc23dcd6 /llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
parente57308ecf0fad0f4dae56e43d3c76a3a47dde981 (diff)
downloadllvm-f1d388a5c5a03696349959def898e4f23bffdbdc.zip
llvm-f1d388a5c5a03696349959def898e4f23bffdbdc.tar.gz
llvm-f1d388a5c5a03696349959def898e4f23bffdbdc.tar.bz2
[GlobalISel][X86] Legalize i1 G_ADD/G_SUB/G_MUL/G_XOR/G_OR/G_AND instructions.
llvm-svn: 313483
Diffstat (limited to 'llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions