diff options
author | Andrzej WarzyĆski <andrzej.warzynski@arm.com> | 2025-05-12 09:44:50 +0100 |
---|---|---|
committer | GitHub <noreply@github.com> | 2025-05-12 09:44:50 +0100 |
commit | c45cc3e42019d3dee59b7c6b958ca85d7302efdd (patch) | |
tree | abb9cfba312b24295182aed7e8e24024f49366b5 /llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp | |
parent | 5a1edf0f515ef7b1448ea0f9584a995ad6591865 (diff) | |
download | llvm-c45cc3e42019d3dee59b7c6b958ca85d7302efdd.zip llvm-c45cc3e42019d3dee59b7c6b958ca85d7302efdd.tar.gz llvm-c45cc3e42019d3dee59b7c6b958ca85d7302efdd.tar.bz2 |
[mlir][vector] Standardize `base` Naming Across Vector Ops (NFC) (#137859)
[mlir][vector] Standardize base Naming Across Vector Ops (NFC)
This change standardizes the naming convention for the argument
representing the value to read from or write to in Vector ops that
interface with Tensors or MemRefs. Specifically, it ensures that all
such ops use the name `base` (i.e., the base address or location to
which offsets are applied).
Updated operations:
* `vector.transfer_read`,
* `vector.transfer_write`.
For reference, these ops already use `base`:
* `vector.load`, `vector.store`, `vector.scatter`, `vector.gather`,
`vector.expandload`, `vector.compressstore`, `vector.maskedstore`,
`vector.maskedload`.
This is a non-functional change (NFC) and does not alter the semantics of these
operations. However, it does require users of the XFer ops to switch from
`op.getSource()` to `op.getBase()`.
To ease the transition, this PR temporarily adds a `getSource()` interface
method for compatibility. This is intended for downstream use only and should
not be relied on upstream. The method will be removed prior to the LLVM 21
release.
Implements #131602
Diffstat (limited to 'llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions