aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2024-04-19 17:52:39 +0100
committerSimon Pilgrim <llvm-dev@redking.me.uk>2024-04-19 19:02:41 +0100
commitafc8ad0d938b3fa74e92f1d066d28e64a7f7f905 (patch)
treee1798bd774da1f1eb06e9c5cffb002665809bebc /llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
parenta6a4d4a0949fa7aab93429754704f28505d56d3f (diff)
downloadllvm-afc8ad0d938b3fa74e92f1d066d28e64a7f7f905.zip
llvm-afc8ad0d938b3fa74e92f1d066d28e64a7f7f905.tar.gz
llvm-afc8ad0d938b3fa74e92f1d066d28e64a7f7f905.tar.bz2
[X86] LowerFunnelShift - improve handling of vXi8 constant splat funnel shifts
This patch moves the promotion to vXi16 shifts and the upper/lower bit masking into LowerFunnelShift for targets that have a bit-select instruction (XOP's VPCMOV and AVX512's VPTERNLOG). This prevents the regressions in #89115 due to the masking of ((X << V) | (Y >> (8-V))) vXi8 shifts.
Diffstat (limited to 'llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions