aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
diff options
context:
space:
mode:
authorJim Lin <jim@andestech.com>2023-08-19 10:35:00 +0800
committerJim Lin <jim@andestech.com>2023-08-19 11:53:21 +0800
commit974c6393297c18c968ffafc43ba37f0827d536ea (patch)
tree60cfcf12b7317aab62b2a7515e811095add54279 /llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
parent8ee710a40cc51098e6d1249afe9af0e64150f308 (diff)
downloadllvm-974c6393297c18c968ffafc43ba37f0827d536ea.zip
llvm-974c6393297c18c968ffafc43ba37f0827d536ea.tar.gz
llvm-974c6393297c18c968ffafc43ba37f0827d536ea.tar.bz2
[M68k] Add MC support for bchg, bclr and bset instruction
Reviewed By: myhsu Differential Revision: https://reviews.llvm.org/D116993
Diffstat (limited to 'llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions