aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2022-05-14 20:51:31 +0100
committerSimon Pilgrim <llvm-dev@redking.me.uk>2022-05-14 20:51:31 +0100
commit6e8ad984469b450e261cbf558407602855459ae2 (patch)
tree6ea6515289a89ccef7d1b40b17630cd9ebc0505b /llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
parentf4eac6e5f66de5363ad3f938bef97ae3230ef958 (diff)
downloadllvm-6e8ad984469b450e261cbf558407602855459ae2.zip
llvm-6e8ad984469b450e261cbf558407602855459ae2.tar.gz
llvm-6e8ad984469b450e261cbf558407602855459ae2.tar.bz2
[AMDGPU] Fix typo in cttz_zero_undef(x) -> cttz(x) fold test
v_cttz_zero_undef_i64_with_select should be selecting '64' for the x != 0 case instead of '32' like we just did in the previous 'v_cttz_zero_undef_i32_with_select' test. Noticed by accident because it was causing some weird regressions.... Differential Revision: https://reviews.llvm.org/D125612
Diffstat (limited to 'llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions