aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2025-01-23 09:06:26 +0700
committerGitHub <noreply@github.com>2025-01-23 09:06:26 +0700
commit15c2d4baf17292b4966d335846b30c50063f0265 (patch)
treee231ddce2a77a4b5ff2c98341fcc934db4f081ee /llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
parentba70368f1380f8d22494fc8c100d2ab894a3cf94 (diff)
downloadllvm-15c2d4baf17292b4966d335846b30c50063f0265.zip
llvm-15c2d4baf17292b4966d335846b30c50063f0265.tar.gz
llvm-15c2d4baf17292b4966d335846b30c50063f0265.tar.bz2
PeepholeOpt: Remove check for subreg index on a def operand (#123943)
This is looking at operand 0 of a REG_SEQUENCE, which can never have a subregister index.
Diffstat (limited to 'llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions