aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
diff options
context:
space:
mode:
authorBrox Chen <guochen2@amd.com>2025-03-13 12:03:17 -0400
committerGitHub <noreply@github.com>2025-03-13 12:03:17 -0400
commit15a5b3a192165bb1372c89bfc841067dd26170eb (patch)
treee056a21fc8ac5bf7edbe7bf50eb4945e3e25c3be /llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
parentc9d7f707c101896294d2f4ccbf26329894295dc9 (diff)
downloadllvm-15a5b3a192165bb1372c89bfc841067dd26170eb.zip
llvm-15a5b3a192165bb1372c89bfc841067dd26170eb.tar.gz
llvm-15a5b3a192165bb1372c89bfc841067dd26170eb.tar.bz2
[AMDGPU][True16][CodeGen] gisel true16 for ICMP (#128913)
GlobalIsel true16 selection for ICMP
Diffstat (limited to 'llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions