aboutsummaryrefslogtreecommitdiff
path: root/sim/mn10300
AgeCommit message (Collapse)AuthorFilesLines
2000-08-09* am33.igen: Warning clean-up.Alexandre Oliva2-42/+24
(movm): Initialize PC and mask. (mov, movbu, movhu): Set srcreg2 from RI0. (bsch): Initialize c. (sat16_cmp): Actually do the comparison. (mov_llt): Do not overwrite dstreg with uninitialized variable.
2000-05-29minor formatting tweaks to aid syncronisationNick Clifton2-8/+17
2000-05-24Change profiling so that it is enabled by default. Re-generate everything.Andrew Cagney2-157/+172
2000-05-22* am33.igen: Fix leading comments of SP-relative offset insns thatAlexandre Oliva2-7/+11
referred to other registers. Make their offsets unsigned.
2000-05-18* mn10300_sim.h (genericAdd, genericSub, genericCmp, genericOr,Alexandre Oliva5-167/+175
genericXor, genericBtst): Use `unsigned32'. * op_utils.c: Likewise. * mn10300.igen, am33.igen: Use `unsigned32', `signed32', `unsigned64' or `signed64' where type width is relevant.
2000-04-25* am33.igen (inc4 Rn): Use genericAdd so as to modify flags.Alexandre Oliva2-1/+5
2000-04-09* am33.igen: Make SP-relative offsets unsigned. Add `*am33' forAlexandre Oliva2-11/+34
some instructions that were missing it.
2000-03-03* build fixFrank Ch. Eigler2-2/+6
2000-03-03 Alexandre Oliva <oliva@lsd.ic.unicamp.br> * Makefile.in (IGEN_INSN): Added am33.igen.
1999-12-07import gdb-1999-12-06 snapshotJason Molenda5-0/+9574
1999-09-09import gdb-1999-09-08 snapshotStan Shebs2-168/+176
1999-07-19import gdb-1999-07-19 snapshotJason Molenda2-4/+8
1999-05-11import gdb-1999-05-10Stan Shebs2-184/+318
1999-04-26import gdb-19990422 snapshotStan Shebs6-7/+60
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs21-0/+18250
1999-04-16Initial creation of sourceware repositoryStan Shebs21-26548/+0
1999-01-26am33 is now kept with --keep-cygnus.Jeff Law1-11/+11
1999-01-07* Removing last known memories of tx3904 and am30 sanitization.Frank Ch. Eigler1-34/+5
1998-12-30* eCos->devo merge; am30 sanitization tags removedFrank Ch. Eigler3-115/+255
1998-12-29 Frank Ch. Eigler <fche@cygnus.com> * Makefile.in (WITH_COMMON_OBJS): Build also dv-sockser.o. * interp.c (sim_open): Add stub mn103002 cache control memory regions. Set OPERATING_ENVIRONMENT on "stdeval1" board. (mn10300_core_signal): New function to intercept memory errors. (program_interrupt): New function to dispatch to exception vector (mn10300_exception_*): New functions to snapshot pre/post exception state. * sim-main.h (SIM_CORE_SIGNAL): Define hook - call mn10300_core_signal. (SIM_ENGINE_HALT_HOOK): Do nothing. (SIM_CPU_EXCEPTION*): Define hooks to call mn10300_cpu_exception*(). (_sim_cpu): Add exc_* fields to store register value snapshots. * dv-mn103ser.c (*): Support dv-sockser backend for UART I/O. Various endianness and warning fixes. * mn10300.igen (illegal): Call program_interrupt on error. (break): Call program_interrupt on breakpoint Several changes from <janczyn@cygnus.com> and <cagney@cygnus.com> merged in: * dv-mn103int.c (mn103int_ioctl): New function for NMI generation. (mn103int_finish): Install it as ioctl handler. * dv-mn103tim.c: Support timer 6 specially. Endianness fixes.
1998-08-26Regress yesterday's change to jmp instn implementation in mn10300.igen.Joyce Janczyn1-5/+0
1998-08-26Regress yesterday's change to jmp instruction -- it has deceiving syntax.Joyce Janczyn2-17/+32
Also tidy up some code to match documentation and fix div, divu by 0.
1998-08-25* mn10300.igen (OP_F0F4): Need to load contents of register AN0Joyce Janczyn2-277/+287
for jmp.
1998-08-24* sim-main.h (SIM_HANDLES_LMA): Define SIM_HANDLES_LMA.Joyce Janczyn1-0/+14
1998-07-27 * am33.igen: Detect cases where two operands must not match inJeff Law2-38/+49
non-DSP instructions.
1998-07-24Fri Jul 24 18:15:21 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1-0/+10
* op_utils.c (do_syscall): Rewrite to use common/syscall.c. (syscall_read_mem, syscall_write_mem): New functions for syscall callbacks. * mn10300_sim.h: Add prototypes for syscall_read_mem and syscall_write_mem. * mn10300.igen: Change C++ style comments to C style comments. Check for divide by zero in div and divu ops.
1998-07-24 * am33.igen (translate_xreg): New function. Use it as needed.Jeff Law2-28/+39
1998-07-23 * am33.igen: Add some missing instructions.Jeff Law2-11/+240
Missed a few last week... Grrr.
1998-07-23 * am33.igen: Autoincrement loads/store fixes.Jeff Law2-34/+259
1998-07-21 * am33.igen: Add most am33 DSP instructions.Jeff Law2-15/+3540
1998-07-14Fix goof.Jeff Law1-3/+3
1998-07-09 * am33.igen: Fix Z bit for remaining addc/subc instructions.Jeff Law2-40/+53
Do not sign extend immediate for mov imm,XRn. More random mul, mac & div fixes. Remove some unused variables. Sign extend 24bit displacement in memory addresses. Whee, more fixes.
1998-07-09 * mn10300.igen: Fix Z bit for addc and subc instructions.Jeff Law2-21/+36
Minor fixes in multiply/divide patterns. start-sanitize-am33 * am33.igen: Fix Z bit for addc Rm,Rn and subc Rm,Rn. Various fixes to 2 register multiply, divide and mac instructions. Set Z,N correctly for sat16. Sign extend 24 bit immediate for add, and sub instructions. * am33.igen: Add remaining non-DSP instructions. end-sanitize-am33
1998-07-09 * am33.igen: Add remaining non-DSP instructions.Jeff Law2-20/+690
Lots of work still remains. PSW handing is probably broken badly and the mul/mac classes of instructions are probably not handled correctly.
1998-07-09 * am33.igen (translate_rreg): New function. Use it as appropriate.Jeff Law2-2335/+374
1998-07-08 * am33.igen: More am33 instructions. Fix "div".Jeff Law2-88/+1626
1998-07-06 * mn10300.igen: Add am33 support.Jeff Law2-446/+1365
1998-07-06 * Makefile.in: Use multi-sim to support both a mn10300 and am33Jeff Law2-1/+4
simulator.
1998-07-06 * am33.igen: Add many more am33 instructions.Jeff Law2-84/+1933
1998-07-01Tweak.Jeff Law1-1/+14
1998-07-01 * am33.igen: New file with some am33 support.Jeff Law3-1/+2344
Checking in work-to-date.
1998-07-01 * mn10300_sim.h (FETCH24): Define.Jeff Law1-0/+7
* mn10300_sim.h: Add defines for some registers found on the AM33.
1998-06-30 * mn10300_sim.h: Include bfd.hJeff Law3-10/+57
(struct state): Add more room for processor specific registers. start-sanitize-am33 (REG_E0): Define. end-sanitize-am33
1998-06-25Thu Jun 25 10:12:03 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1-0/+12
* dv-mn103tim.c: Include sim-assert.h * dv-mn103ser.c (do_polling_event): Check for incoming data on serial line and schedule next polling event. (read_status_reg): schedule events to check for incoming data on serial line and issue interrupt if necessary.
1998-06-19Fri Jun 19 11:59:26 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn2-1/+6
* interp.c (board): Rename am32 to stdeval1 as this is the name consistently used to refer to the mn1030002 board.
1998-06-18Thu June 18 14:37:14 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn2-3/+19
* interp.c (sim_open): Fix typo in address of EXTMD register (0x34000280, not 0x3400280).
1998-06-18 * simops.c (syscall): Handle change in opcode # for syscall.Jeff Law1-1/+1
* mn10300.igen (syscall): Likewise.
1998-06-16Tue June 16 09:36:21 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1-0/+4
* dv-mn103int.c (mn103int_finish): Regular interrupts (not NMI or reset) are not enabled on reset.
1998-06-14Updates to dv-mn103iop.c, dv-mn103ser.c and inter.cJoyce Janczyn1-0/+5
1998-06-12Fri June 12 16:24:00 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1-0/+6
* dv-mn103iop.c: New file for handling am32 io ports. * configure.in: Add mn103iop to hw_device list. * configure: Re-generate. * interp.c (sim_open): Create io port device.
1998-06-12Add dv-mn103iop.Joyce Janczyn1-1/+1
1998-06-12New file for handling mn1030002 io ports.Joyce Janczyn1-0/+514
generated by cgit v1.1 at 2024-10-16 05:29:57 +0000