aboutsummaryrefslogtreecommitdiff
path: root/sim/d10v
AgeCommit message (Expand)AuthorFilesLines
2016-01-10sim: move many common settings from CPPFLAGS to config.hMike Frysinger3-68/+124
2016-01-10sim: drop unused SIM_AC_OPTION_PACKAGESMike Frysinger2-7/+6
2016-01-10sim: allow the environment configure option everywhereMike Frysinger3-23/+27
2016-01-10sim: allow the assert configure option everywhereMike Frysinger2-2/+23
2016-01-10sim: drop targ-vals.def->nltvals.def indirectionMike Frysinger2-57/+5
2016-01-10sim: allow the inline configure option everywhereMike Frysinger3-51/+41
2016-01-10sim: drop --enable-sim-{regparm,stdcall} optionsMike Frysinger2-12/+6
2016-01-10sim: drop --enable-sim-cflags optionMike Frysinger2-23/+6
2016-01-09sim: drop common/cconfig.h in favor of a single config.hMike Frysinger3-3/+406
2016-01-06sim: sim_{create_inferior,open,parse_args}: constify argv/env slightlyMike Frysinger2-2/+9
2016-01-04sim: punt x86-specific bswap logicMike Frysinger1-21/+2
2016-01-04sim: d10v: gut endian logicMike Frysinger2-77/+5
2016-01-03sim: parse_args: display getopt error ourselvesMike Frysinger2-3/+5
2016-01-03sim: drop host endian configure optionMike Frysinger3-261/+232
2016-01-03sim: convert to bfd_endianMike Frysinger2-17/+21
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker2-2/+2
2015-12-30sim: arm/d10v/h8300/m68hc11/microblaze/mips/mn10300/moxie/sh/v850: convert to...Mike Frysinger2-6/+20
2015-12-27sim: unify sim-hloadMike Frysinger2-1/+4
2015-12-26sim: punt WITH_DEVICES & tconfig.h supportMike Frysinger3-6/+6
2015-11-16sim: sim-stop/sim-reason/sim-reg: move to common obj listMike Frysinger2-2/+4
2015-11-15sim: cr16/d10v: drop redundant call to sim_create_inferiorMike Frysinger2-1/+4
2015-11-15sim: d10v: drop global callback stateMike Frysinger4-137/+149
2015-11-15sim: d10v: convert to common sim engine logicMike Frysinger5-218/+137
2015-11-15sim: d10v: push down sd/cpu varsMike Frysinger6-500/+543
2015-11-15sim: sim-close: unify sim_close logicMike Frysinger2-7/+4
2015-11-10sim: cr16/d10v: localize translation funcsMike Frysinger2-3/+9
2015-07-24Remove leading/trailing white spaces in ChangeLogH.J. Lu1-38/+38
2015-06-23sim: use AS_HELP_STRING everywhereMike Frysinger2-13/+28
2015-06-12sim: update configure.in->configure.ac docsMike Frysinger2-1/+5
2015-06-12sim: drop -DTRACE from configureMike Frysinger2-3/+7
2015-04-18sim: unify SIM_CPU definitionMike Frysinger2-2/+4
2015-04-18sim: unify sim_cia definitionMike Frysinger2-1/+4
2015-04-17sim: replace CIA_{GET,SET} with CPU_PC_{GET,SET}Mike Frysinger2-3/+4
2015-04-17sim: arm/cr16/d10v/h8300/microblaze/sh: fill out sim-cpu pc fetch/store helpersMike Frysinger2-0/+28
2015-04-15sim: unify sim-cpu usageMike Frysinger3-6/+5
2015-04-13sim: fix the PKGVERSION defineMike Frysinger2-2/+6
2015-04-06sim: move sim-engine.o/sim-hrw.o to the common listMike Frysinger2-1/+4
2015-04-02sim: d10v: fix signal updatesMike Frysinger2-8/+11
2015-04-02Regenerate configure in simH.J. Lu1-2/+2
2015-04-01Regenerate configure in simH.J. Lu1-4/+6
2015-04-01sim: run: punt!Mike Frysinger2-2/+4
2015-04-01sim: update zlib handlingMike Frysinger2-84/+13
2015-03-31sim: cr16/d10v: restore generated headers depMike Frysinger2-0/+6
2015-03-30sim: d10v: add missing sim-main.hMike Frysinger1-0/+55
2015-03-30sim: d10v: convert to nrunMike Frysinger5-129/+116
2015-03-30sim: d10v: delete NEED_UI_LOOP_HOOK handlingMike Frysinger3-21/+8
2015-03-30sim: d10v: clean up misc warningsMike Frysinger6-285/+240
2015-03-30sim: d10v: use common configure optionsMike Frysinger6-7/+452
2015-03-16sim: rename tconfig.in to tconfig.hMike Frysinger3-10/+10
2015-03-14sim: make nrun the default run programMike Frysinger2-1/+11
generated by cgit v1.1 at 2024-11-05 03:20:02 +0000