aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2017-10-18[Visium] Disassemble the operands of the stop instruction.Eric Botcazou2-1/+5
2017-10-12FT32: support for FT32B processor - part 1James Bowman3-22/+49
2017-10-09S/390: Sync with latest POP - 3 new instructionsAndreas Krebbel2-0/+8
2017-10-09S/390: Sync with IBM z14 POP - SI_RD formatAndreas Krebbel3-4/+13
2017-10-01Add new mnemonics for VLE multiple load instructionsAlexander Fedotov2-0/+15
2017-09-27Add support for the new names of the RISC-V fmv.x.s and fmv.s.x instructions,...Nick Clifton2-0/+11
2017-09-26Allow the macw and macl instructions to be used on CPUs that have emacs support.Nick Clifton2-0/+20
2017-09-25Initialize 'imm' on opcodes/aarch64-opc.c:expand_fp_imm (and fix breakage on ...Sergio Durigan Junior2-1/+5
2017-09-11nds32: Rename __BIT() to N32_BIT().Kuan-Lin Chen4-40/+46
2017-09-09x86: Remove restriction on NOTRACK prefix positionH.J. Lu2-16/+8
2017-08-31Add updated French translations for opcodes and gprofNick Clifton2-418/+786
2017-08-30FT32: improve disassembly readabilityJames Bowman2-7/+17
2017-08-24[PowerPC VLE] Add SPE2 and EFS2 instructions supportAlexander Fedotov3-12/+1239
2017-08-23ppc-opc.c formattingAlan Modra2-1089/+1101
2017-08-22RISC-V: Mark "c.nop" as an aliasPalmer Dabbelt2-1/+5
2017-08-21[PowerPC VLE] Add LSP (Lightweight Signal Processing) instruction supportAlexander Fedotov3-6/+920
2017-08-09[ARM] Don't warn on REG_SP when used in CRC32 instructionsJiong Wang2-11/+13
2017-08-07Mark big and mach with ATTRIBUTE_UNUSEDH.J. Lu2-1/+8
2017-08-07GDB/opcodes: Remove arch/mach/endian disassembler assertionsMaciej W. Rozycki2-12/+6
2017-07-25Fix typos in error and option messages in OPCODES library.Nick Clifton3-36/+75
2017-07-24[AArch64] Fix the bit pattern order in the comments in auto-generated fileJiong Wang3-1689/+1699
2017-07-21S/390: Support z14 as CPU name.Andreas Krebbel2-1/+7
2017-07-20Update the German translation for the opcodes library.Nick Clifton2-466/+890
2017-07-19[ARC] Add SecureShield AUX registersclaziss2-0/+21
2017-07-19[ARC] Add SJLI instruction.Claudiu Zissulescu3-1/+27
2017-07-19[ARC] Add JLI support.John Eric Martin4-2/+17
2017-07-18Fix spelling typos.Yuri Chornovian3-2/+8
2017-07-14binutils/objdump: Fix disassemble for huge elf sectionsRavi Bangoria2-3/+8
2017-07-12Update PO filesAlan Modra16-875/+2049
2017-07-11Mark generated cgen files read-onlyAlan Modra96-8/+211
2017-07-07Move print_insn_XXX to an opcodes internal header, againAlan Modra4-3/+9
2017-07-05X86: Disassemble primary opcode map's group 2 ModRM.reg == 6 aliases correctlyBorislav Petkov2-6/+10
2017-07-05Fixup changelog entries for previous commitRamana Radhakrishnan1-0/+5
2017-07-04[Patch ARM] Support MVFR2 VFP Coprocessor register for ARMv8-ARamana Radhakrishnan1-0/+4
2017-07-04Regenerate configure.Tristan Gingold2-10/+14
2017-07-03Regenerate pot files.Tristan Gingold2-133/+150
2017-06-30MIPS/opcodes: Reorder LSA and DLSA instructionsMaciej W. Rozycki2-3/+8
2017-06-30MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor support (ChangeLog)Maciej W. Rozycki1-1/+1
2017-06-30MIPS: Add microMIPS XPA supportMaciej W. Rozycki2-0/+19
2017-06-30MIPS: Add microMIPS R5 supportMaciej W. Rozycki2-0/+8
2017-06-30MIPS: Fix XPA base and Virtualization ASE instruction handlingMaciej W. Rozycki3-24/+53
2017-06-30MIPS/opcodes: Correctly combine ASE flags for ASE_MIPS16E2_MT calculationMaciej W. Rozycki2-3/+20
2017-06-29[ARC] Use FOR_EACH_DISASSEMBLER_OPTION to iterate over optionsAnton Kolesov2-14/+11
2017-06-29[ARC] Fix handling of cpu=... disassembler option valueAnton Kolesov2-8/+14
2017-06-28[AArch64] Add dot product support for AArch64 to binutilsTamar Christina5-179/+265
2017-06-28[ARM] Assembler and disassembler support Dot Product ExtensionJiong Wang2-0/+10
2017-06-28MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor supportMaciej W. Rozycki5-73/+152
2017-06-23RISC-V: Fix SLTI disassemblyAndrew Waterman2-2/+7
2017-06-21x86: CET v2.0: Update incssp and setssbsyH.J. Lu4-25/+41
2017-06-21x86: CET v2.0: Rename savessp to saveprevsspH.J. Lu4-3/+9