aboutsummaryrefslogtreecommitdiff
path: root/opcodes/aarch64-opc.h
AgeCommit message (Expand)AuthorFilesLines
2024-05-28gas, aarch64: Add SVE2 lut extensionsaurabh.jha@arm.com1-0/+4
2024-05-28gas, aarch64: Add AdvSIMD lut extensionsaurabh.jha@arm.com1-0/+2
2024-01-15aarch64: rcpc3: Define address operand fields and inserter/extractorsVictor Do Nascimento1-1/+3
2024-01-15aarch64: Add support for FEAT_SME2p1 instructions.Srinath Parvathaneni1-0/+7
2024-01-09aarch64: Add xs variants of tlbip operandsVictor Do Nascimento1-0/+1
2024-01-04Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2023-11-07aarch64: Add LSE128 instruction operand supportVictor Do Nascimento1-0/+2
2023-11-07aarch64: Add 128-bit system register flagsVictor Do Nascimento1-0/+3
2023-10-04aarch64: system register aliasing detectionVictor Do Nascimento1-0/+3
2023-03-30aarch64: Add the RPRFM instructionRichard Sandiford1-0/+1
2023-03-30aarch64: Add new SVE dot-product instructionsRichard Sandiford1-0/+1
2023-03-30aarch64: Add the SME2 saturating conversion instructionsRichard Sandiford1-0/+1
2023-03-30aarch64: Add the SME2 MLALL and MLSLL instructionsRichard Sandiford1-0/+2
2023-03-30aarch64: Add the SME2 MLAL and MLSL instructionsRichard Sandiford1-0/+3
2023-03-30aarch64: Add the SME2 FMLA and FMLS instructionsRichard Sandiford1-0/+2
2023-03-30aarch64: Add the SME2 ADD and SUB instructionsRichard Sandiford1-0/+1
2023-03-30aarch64: Add the SME2 ZT0 instructionsRichard Sandiford1-1/+18
2023-03-30aarch64: Add the SME2 predicate-related instructionsRichard Sandiford1-0/+9
2023-03-30aarch64: Add the SME2 multivector LD1 and ST1 instructionsRichard Sandiford1-3/+6
2023-03-30aarch64: Add the SME2 MOVA instructionsRichard Sandiford1-0/+6
2023-03-30aarch64: Add a _10 suffix to FLD_imm3Richard Sandiford1-1/+1
2023-03-30aarch64: Sort fields alphanumericallyRichard Sandiford1-82/+83
2023-03-30aarch64: Regularise FLD_* suffixesRichard Sandiford1-8/+8
2023-03-30aarch64: Try to report invalid variants against the closest matchRichard Sandiford1-1/+1
2023-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2022-11-14aarch64: Add support for Common Short Sequence Compression extensionAndre Vieira1-1/+2
2022-01-02Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2021-12-02aarch64: Add maximum immediate value to aarch64_sys_regRichard Sandiford1-0/+4
2021-11-17aarch64: [SME] SVE2 instructions added to support SMEPrzemyslaw Wirkus1-0/+4
2021-11-17aarch64: [SME] Add SME mode selection and state access instructionsPrzemyslaw Wirkus1-0/+26
2021-11-17aarch64: [SME] Add ZERO instructionPrzemyslaw Wirkus1-0/+1
2021-11-17aarch64: [SME] Add MOV and MOVA instructionsPrzemyslaw Wirkus1-1/+6
2021-11-17aarch64: [SME] Add SME instructionsPrzemyslaw Wirkus1-0/+3
2021-03-31Use bool in opcodesAlan Modra1-10/+10
2021-03-29TRUE/FALSE simplificationAlan Modra1-6/+6
2021-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2020-10-28aarch64: Add DSB instruction Armv8.7-a variantPrzemyslaw Wirkus1-1/+2
2020-04-30AArch64: add GAS support for UDF instructionAlex Coplan1-0/+1
2020-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2019-12-17ubsan: aarch64: left shift cannot be represented in type 'int64_t'Alan Modra1-1/+1
2019-05-09[binutils][aarch64] New SVE_Zm4_11_INDEX operand.Matthew Malcomson1-0/+1
2019-05-09[binutils][aarch64] New sve_size_sd2 iclass.Matthew Malcomson1-0/+1
2019-05-09[binutils][aarch64] New SVE_Zm3_11_INDEX operand.Matthew Malcomson1-0/+2
2019-05-09[binutils][aarch64] New iclass sve_size_hsd2.Matthew Malcomson1-0/+1
2019-05-09[binutils][aarch64] Introduce SVE_IMM_ROT3 operand.Matthew Malcomson1-0/+1
2019-02-07AArch64: Add verifier for By elem Single and Double sized instructions.Tamar Christina1-1/+2
2019-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2018-11-12[BINUTILS, AARCH64, 2/8] Add Tag generation instructions in Memory Tagging Ex...Sudakshina Das1-0/+11
2018-10-09[PATCH, BINUTILS, AARCH64, 7/9] Add BTI instructionSudakshina Das1-0/+8
2018-10-03AArch64: Add SVE constraints verifier.Tamar Christina1-0/+4
generated by cgit v1.1 at 2024-11-18 13:19:32 +0000