aboutsummaryrefslogtreecommitdiff
path: root/include
AgeCommit message (Expand)AuthorFilesLines
2021-02-08opcodes: tic54x: namespace exported variablesMike Frysinger2-4/+21
2021-02-05RISC-V: PR27348, Remove the obsolete OP_*CUSTOM_IMM.Nelson Chu2-2/+5
2021-02-05RISC-V: PR27348, Remove obsolete Xcustom support.Nelson Chu2-72/+5
2021-02-04gdb: riscv: enable sim integrationMike Frysinger2-0/+103
2021-02-04libctf: prohibit nameless ints, floats, typedefs and forwardsNick Alcock2-2/+8
2021-02-04libctf, ld: fix symtypetab and var section population under ld -rNick Alcock2-0/+13
2021-02-04RISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instructions.Nelson Chu3-112/+5
2021-01-15RISC-V: Indent and GNU coding standards tidy, also aligned the code.Nelson Chu2-44/+56
2021-01-15RISC-V: Comments tidy and improvement.Nelson Chu4-33/+24
2021-01-11aarch64: Remove support for CSREKyrylo Tkachov2-2/+5
2021-01-09Add Changelog entries and NEWS entries for 2.36 branchNick Clifton1-0/+4
2021-01-07gdb/sim: add support for exporting memory mapMike Frysinger2-0/+13
2021-01-07RISC-V: Add pause hint instruction.Philipp Tomsich3-0/+10
2021-01-07RISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instructions (v0.93).Claire Xenia Wolf3-1/+126
2021-01-05libctf, include: support unnamed structure members betterNick Alcock2-1/+11
2021-01-05libctf, ld: prohibit getting the size or alignment of forwardsNick Alcock2-2/+8
2021-01-01PR27116, Spelling errors found by Debian style checkerAlan Modra4-4/+10
2021-01-01Update year range in copyright notice of binutils filesAlan Modra306-305/+309
2021-01-01ChangeLog rotationAlan Modra2-1008/+1022
2020-12-23x86-64: Add Intel LAM property supportH.J. Lu2-0/+7
2020-12-18Assorted tidiesAlan Modra2-3/+4
2020-12-18Constify more arraysAlan Modra2-1/+5
2020-12-16constify elfNN_bedAlan Modra2-0/+11
2020-12-16xtensa constifyAlan Modra2-15/+24
2020-12-15Handle -z unique/-z nounique in ldVivek Das Mohapatra2-0/+4
2020-12-15Define a new DT_GNU_FLAGS_1 dynamic section for ld, readelf et alVivek Das Mohapatra2-0/+8
2020-12-13Update ELF headers and readelf with recent e_machine assignments.Cary Coutant2-0/+16
2020-12-10RISC-V: Add sext.[bh] and zext.[bhw] pseudo instructions.Nelson Chu2-0/+8
2020-12-10RISC-V: Control fence.i and csr instructions by zifencei and zicsr.Nelson Chu2-2/+8
2020-12-07Remove references to the unofficial SHF_GNU_BUILD_NOTE section flag.Nick Clifton2-1/+4
2020-12-01RISC-V: Support to add implicit extensions for G.Nelson Chu2-0/+6
2020-12-01RISC-V: Improve the version parsing for arch string.Nelson Chu2-2/+7
2020-11-25libctf, include: support foreign-endianness symtabs with CTFNick Alcock2-13/+24
2020-11-20libctf, include: add ctf_getsymsect and ctf_getstrsectNick Alcock2-0/+7
2020-11-20libctf, include: CTF-archive-wide symbol lookupNick Alcock3-3/+18
2020-11-20libctf: symbol type linking supportNick Alcock3-15/+40
2020-11-20bfd, include, ld, binutils, libctf: CTF should use the dynstr/symNick Alcock4-13/+43
2020-11-20libctf, include, binutils, gdb: rename CTF-opening functionsNick Alcock2-6/+19
2020-11-20libctf, include, binutils, gdb, ld: rename ctf_file_t to ctf_dict_tNick Alcock3-124/+146
2020-11-18Support SHF_GNU_RETAIN ELF section flagJozef Lawrynowicz2-0/+5
2020-11-16aarch64: Extract Condition flag manipulation feature from Armv8.4-APrzemyslaw Wirkus2-1/+9
2020-11-09Add support for the LMBD (left-most bit detect) instruction to the PRU assemb...Spencer E. Olson2-16/+22
2020-11-09aarch64: Limit Rt register number for LS64 load/store instructionsPrzemyslaw Wirkus2-0/+5
2020-11-06aarch64: Extract Pointer Authentication feature from Armv8.3-APrzemyslaw Wirkus2-0/+7
2020-11-04aarch64: Update feature RAS system registersPrzemyslaw Wirkus2-2/+7
2020-11-03[PATCH][GAS] aarch64: Add atomic 64-byte load/store instructions for Armv8.7Przemyslaw Wirkus2-1/+8
2020-11-03[PATCH] aarch64: Update missing ChangeLog for AArch64 commitsPrzemyslaw Wirkus1-0/+16
2020-10-30x86: Support GNU_PROPERTY_X86_ISA_1_BASELINE markerH.J. Lu2-8/+17
2020-10-28aarch64: Add CSR PDEC instructionPrzemyslaw Wirkus1-0/+2
2020-10-28aarch64: Add DSB instruction Armv8.7-a variantPrzemyslaw Wirkus1-0/+2