aboutsummaryrefslogtreecommitdiff
path: root/gdb/riscv-tdep.h
AgeCommit message (Expand)AuthorFilesLines
2022-07-26gdb: rename gdbarch_tdep struct to fix g++ 4.8 buildAndrew Burgess1-1/+1
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker1-1/+1
2021-11-15gdb: fix gdbarch_tdep ODR violationSimon Marchi1-2/+3
2021-07-16gdb: Support stepping out from signal handler on riscv*-linuxLancelot SIX1-0/+4
2021-06-21gdb/riscv: add support for vector registers in target descriptionsAndrew Burgess1-1/+7
2021-03-05gdb/riscv: make riscv target description names globalAndrew Burgess1-0/+3
2021-01-18gdb/riscv: use a single regset supply function for riscv fbsd & linuxAndrew Burgess1-0/+23
2021-01-01Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2020-12-02gdb/riscv: rewrite target description validation, add rv32e supportAndrew Burgess1-0/+5
2020-11-11gdb/riscv: add ability to decode dwarf CSR numbersAndrew Burgess1-0/+2
2020-06-25gdb/riscv: Record information about unknown tdesc registersAndrew Burgess1-0/+15
2020-05-20[PATCH v2 0/9] RISC-V: Support version controling for ISA standard extensions...Nelson Chu1-1/+1
2020-02-20RISC-V: Support the ISA-dependent CSR checking.Nelson Chu1-1/+1
2020-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2019-01-01gdb/riscv: Split ISA and ABI featuresAndrew Burgess1-7/+30
2019-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2018-12-22gdb/riscv: Add gdb to dwarf register number mappingAndrew Burgess1-0/+9
2018-11-21gdb/riscv: Add target description supportAndrew Burgess1-23/+6
2018-10-26RISC-V: Linux signal frame support.Jim Wilson1-1/+10
2018-10-22RISC-V: Print FP regs as union of float types.Jim Wilson1-0/+4
2018-09-03gdb/riscv: Provide non-DWARF stack unwinderAndrew Burgess1-0/+2
2018-08-09Minor formatting fixes in riscv-tdep.hTom Tromey1-4/+6
2018-08-08RISC-V: Add software single step support.Jim Wilson1-0/+4
2018-08-08RISC-V: Make riscv_isa_xlen a global function.Jim Wilson1-0/+3
2018-07-17RISC-V: Correct legacy misa register number.Jim Wilson1-2/+2
2018-03-06gdb/riscv: Remove 'Contributed by....' commentsAndrew Burgess1-5/+0
2018-03-06gdb: Initial baremetal riscv supportAndrew Burgess1-0/+84