aboutsummaryrefslogtreecommitdiff
path: root/gdb/riscv-tdep.c
AgeCommit message (Expand)AuthorFilesLines
2021-06-29gdb: add names to unwinders, add debug messages when looking for unwinderSimon Marchi1-0/+1
2021-06-21gdb/riscv: add support for vector registers in target descriptionsAndrew Burgess1-3/+118
2021-05-12gdb: generate the prefix name for prefix commands on demandMarco Barisione1-4/+4
2021-03-25gdb/riscv: fix creating breakpoints at invalid addressesChangbin Du1-1/+0
2021-03-05gdb/riscv: make riscv target description names globalAndrew Burgess1-4/+10
2021-02-24gdb/riscv: select rv32 target by default when requestedAndrew Burgess1-15/+13
2021-02-19RISC-V: PR27158, fixed UJ/SB types and added CSS/CL/CS types for .insn.Nelson Chu1-12/+12
2021-01-19trad-frame cleanupsLuis Machado1-5/+4
2021-01-18gdb/riscv: use a single regset supply function for riscv fbsd & linuxAndrew Burgess1-0/+50
2021-01-04Refactor struct trad_frame_saved_regsLuis Machado1-2/+3
2021-01-01Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2020-12-02gdb/riscv: rewrite target description validation, add rv32e supportAndrew Burgess1-315/+396
2020-12-02gdb/riscv: remove csr aliases created with DECLARE_CSR_ALIASAndrew Burgess1-10/+0
2020-12-02gdb/riscv: place unknown csrs into the correct register groupsAndrew Burgess1-7/+27
2020-11-11gdb/riscv: add ability to decode dwarf CSR numbersAndrew Burgess1-0/+3
2020-11-02gdb, gdbserver, gdbsupport: fix leading space vs tabs issuesSimon Marchi1-131/+131
2020-11-02gdb/riscv: read frame base register as unsigned in the unwinderAndrew Burgess1-1/+1
2020-09-17Change management of tdesc_arch_dataTom Tromey1-11/+8
2020-09-17gdb/riscv: fix decode of c.sdsp instructionChungyi Chi1-1/+1
2020-09-14gdb: remove TYPE_VECTORSimon Marchi1-2/+2
2020-09-14gdb: add type::is_vector / type::set_is_vectorSimon Marchi1-1/+1
2020-09-14gdb: remove TYPE_VARARGSSimon Marchi1-1/+1
2020-06-25gdb/riscv: Loop over all registers for 'info all-registers'Andrew Burgess1-1/+1
2020-06-25gdb/riscv: Record information about unknown tdesc registersAndrew Burgess1-1/+109
2020-06-25gdb/riscv: Improve support for matching against target descriptionsAndrew Burgess1-142/+193
2020-06-25gdb/riscv: Take CSR names from target descriptionAndrew Burgess1-29/+46
2020-06-25gdb/riscv: Fix whitespace errorAndrew Burgess1-2/+2
2020-06-25gdb/riscv: Improved register alias name creationAndrew Burgess1-29/+66
2020-06-08gdb: remove TYPE_FIELD_TYPE macroSimon Marchi1-6/+6
2020-05-22gdb: remove TYPE_NFIELDS macroSimon Marchi1-4/+4
2020-05-20[PATCH v2 0/9] RISC-V: Support version controling for ISA standard extensions...Nelson Chu1-3/+3
2020-05-16gdb: remove TYPE_NAME macroSimon Marchi1-2/+2
2020-05-16gdb: add type::name / type::set_nameSimon Marchi1-1/+1
2020-05-14gdb: remove TYPE_CODE macroSimon Marchi1-20/+20
2020-04-17Replace most calls to help_list and cmd_show_listTom Tromey1-50/+14
2020-03-25gdb/riscv: Apply NaN boxing when writing return values into registersAndrew Burgess1-29/+40
2020-03-13Use common_val_print in riscv-tdep.cTom Tromey1-9/+3
2020-02-20RISC-V: Support the ISA-dependent CSR checking.Nelson Chu1-3/+3
2020-02-19gdb/riscv: Update API for looking up target descriptionsAndrew Burgess1-1/+1
2020-02-08Move DWARF code to dwarf2/ subdirectoryTom Tromey1-1/+1
2020-01-13gdb: add back declarations for _initialize functionsSimon Marchi1-1/+2
2020-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2019-12-12Ravenscar port for RISC-VTom Tromey1-0/+3
2019-11-21Adjust byte order variable display/change if DW_AT_endianity is present.Peeter Joot1-1/+1
2019-10-17[gdb] Fix typos in commentsTom de Vries1-1/+1
2019-10-16Add initial compile command support to RISC-V port.Jim Wilson1-0/+56
2019-10-11RISC-V: Fix two ARI warnings.Jim Wilson1-2/+2
2019-07-19gdb/riscv: Write 4-byte nop to dummy code region before inferior callsAndrew Burgess1-1/+34
2019-07-09Rename common to gdbsupportTom Tromey1-1/+1
2019-07-09gdb/riscv: Don't use default bfd to define required featuresAndrew Burgess1-12/+0
generated by cgit v1.1 at 2024-11-26 10:20:53 +0000