aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2021-11-15PowerPC64 @notoc in non-power10 codeAlan Modra1-0/+7
2021-11-11RISC-V: Dump objects according to the elf architecture attribute.Nelson Chu4-92/+28
2021-11-10arm: enable Cortex-A710 CPUPrzemyslaw Wirkus4-0/+14
2021-11-10PR 28447: implement multiple parameters for .file on XCOFFClément Chigot6-1/+94
2021-11-06Modernise yyerrorAlan Modra2-5/+7
2021-11-04RISC-V: Clarify the behavior of .option rvc or norvc.Nelson Chu1-21/+18
2021-11-03asan: dlltool buffer overflow: embedded NUL in stringAlan Modra1-3/+1
2021-11-02ARM: match armeb output for unwind-pacbti-m testAlan Modra1-3/+3
2021-11-01arm: add armv9-a architecture to -marchPrzemyslaw Wirkus5-4/+41
2021-10-29Re: arm: add unwinder encoding support for PACBTIAlan Modra3-0/+59
2021-10-28ARM assembler: Allow up to 32 single precision registers in the VPUSH and VPO...Markus Klein4-17/+41
2021-10-28arm: add unwinder encoding support for PACBTITejas Belagod1-5/+57
2021-10-27RISC-V: Tidy riscv assembler and disassembler.Nelson Chu1-288/+304
2021-10-25x86: Also handle stores for -muse-unaligned-vector-moveH.J. Lu4-15/+74
2021-10-24LoongArch gas supportliuzhensong39-5/+4152
2021-10-22x86: Add -muse-unaligned-vector-move to assemblerH.J. Lu7-0/+110
2021-10-14Re: s12z/disassembler: call memory_error_func when appropriateAlan Modra1-1/+2
2021-10-07RISC-V: Support aliases for Zbs instructionsPhilipp Tomsich4-0/+26
2021-10-07RISC-V: Add support for Zbs instructionsPhilipp Tomsich5-2/+61
2021-10-01Fix mistake in RX assembler documentation (special section names)Nick Clifton1-2/+2
2021-09-30arm: enable Cortex-R52+ CPUPrzemyslaw Wirkus4-0/+12
2021-09-30aarch64: Enable Cortex-X2 CPUPrzemyslaw Wirkus3-2/+9
2021-09-30aarch64: Enable Cortex-A710 CPUPrzemyslaw Wirkus3-1/+8
2021-09-30aarch64: Enable Cortex-A510 CPUPrzemyslaw Wirkus3-0/+9
2021-09-30aarch64: Update AArch64 features command line options docs 2/2Przemyslaw Wirkus1-49/+52
2021-09-30aarch64: Update AArch64 features command line options docs 1/2Przemyslaw Wirkus1-7/+8
2021-09-30aarch64: add armv9-a architecture to -marchPrzemyslaw Wirkus3-3/+7
2021-09-29Add a testcase for PR binutils/27202H.J. Lu3-0/+28
2021-09-28RISC-V: Allow to add numbers in the prefixed extension names.Nelson Chu8-9/+14
2021-09-28x86: Print {bad} on invalid broadcast in OP_E_memoryCui,Lili4-5/+23
2021-09-27configure: regenerate in all projects that use libtool.m4Nick Alcock2-45/+50
2021-09-25PowerPC: Enable mfppr mfppr32, mtppr and mtppr32 extended mnemonics on POWER5Peter Bergner6-8/+30
2021-09-24gas/testsuite/ld-elf/dwarf2-21.d: Pass -WHans-Peter Nilsson1-1/+1
2021-09-22dwarf2 sub-section testAlan Modra4-2/+32
2021-09-20Fix allocate_filenum last dir/file checksAlan Modra1-3/+3
2021-09-20Re: PR28149, debug info with wrong file associationAlan Modra1-13/+23
2021-09-18PR28149 part 2, purge generated line infoAlan Modra5-48/+40
2021-09-18PR28149, debug info with wrong file associationAlan Modra8-72/+105
2021-09-17RISC-V: Merged extension string tables and their version tables into one.Nelson Chu1-119/+7
2021-09-13RISC-V: Update the assembler insn testcase.Nelson Chu2-4/+0
2021-09-13MIPS: don't use get_symbol_name() for section parsing. With s_change_section...Jan Beulich2-14/+8
2021-09-13ia64: don't use get_symbol_name() for section parsing. With cross_section() ...Jan Beulich2-12/+9
2021-09-10Re: gas: Use the directory name in .file 0Alan Modra1-18/+18
2021-09-09gas: Use the directory name in .file 0H.J. Lu4-4/+135
2021-09-08RISC-V: Pretty print values formed with lui and addiw.Jim Wilson4-17/+17
2021-09-06Fix potential use on an uninitialised vairable in the MCore assembler.Nick Clifton1-3/+6
2021-09-06Fix potential uninitialised variable in microblaze assembler code.Nick Clifton1-1/+1
2021-09-02Add support for the haiku operating system. These are the os support patches...Alexander von Gluck IV4-1/+40
2021-09-02Fix the V850 assembler's generation of relocations for the st.b instruction.Nick Clifton4-24/+34
2021-08-31RISC-V: Extend .insn directive to support hardcode encoding.Nelson Chu7-5/+96