aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2021-11-18RISC-V: Add testcases for z[fdq]inxjiawei6-0/+222
2021-11-18RISC-V: Add instructions and operand set for z[fdq]inxjiawei1-1/+3
2021-11-17aarch64: [SME] SVE2 instructions added to support SMEPrzemyslaw Wirkus6-0/+348
2021-11-17aarch64: [SME] Add new SME system registersPrzemyslaw Wirkus5-0/+61
2021-11-17aarch64: [SME] Add SME mode selection and state access instructionsPrzemyslaw Wirkus6-8/+122
2021-11-17aarch64: [SME] Add LD1x, ST1x, LDR and STR instructionsPrzemyslaw Wirkus16-8/+801
2021-11-17aarch64: [SME] Add ZERO instructionPrzemyslaw Wirkus6-0/+334
2021-11-17aarch64: [SME] Add MOV and MOVA instructionsPrzemyslaw Wirkus15-1/+575
2021-11-17aarch64: [SME] Add SME instructionsPrzemyslaw Wirkus10-1/+872
2021-11-17aarch64: [SME] Add +sme option to -marchPrzemyslaw Wirkus3-0/+19
2021-11-17RISC-V: Support rvv extension with released version 1.0.Nelson Chu19-14/+4293
2021-11-16x86: Don't allow KMOV in TLS code sequencesH.J. Lu6-5/+35
2021-11-16RISC-V: Scalar crypto instruction and entropy source CSR testcases.jiawei41-3/+490
2021-11-16RISC-V: Scalar crypto instructions and operand set.jiawei1-0/+29
2021-11-15Deal with full path in .file 0 directiveEric Botcazou8-24/+184
2021-11-15PowerPC64 @notoc in non-power10 codeAlan Modra1-0/+7
2021-11-11RISC-V: Dump objects according to the elf architecture attribute.Nelson Chu4-92/+28
2021-11-10arm: enable Cortex-A710 CPUPrzemyslaw Wirkus4-0/+14
2021-11-10PR 28447: implement multiple parameters for .file on XCOFFClément Chigot6-1/+94
2021-11-06Modernise yyerrorAlan Modra2-5/+7
2021-11-04RISC-V: Clarify the behavior of .option rvc or norvc.Nelson Chu1-21/+18
2021-11-03asan: dlltool buffer overflow: embedded NUL in stringAlan Modra1-3/+1
2021-11-02ARM: match armeb output for unwind-pacbti-m testAlan Modra1-3/+3
2021-11-01arm: add armv9-a architecture to -marchPrzemyslaw Wirkus5-4/+41
2021-10-29Re: arm: add unwinder encoding support for PACBTIAlan Modra3-0/+59
2021-10-28ARM assembler: Allow up to 32 single precision registers in the VPUSH and VPO...Markus Klein4-17/+41
2021-10-28arm: add unwinder encoding support for PACBTITejas Belagod1-5/+57
2021-10-27RISC-V: Tidy riscv assembler and disassembler.Nelson Chu1-288/+304
2021-10-25x86: Also handle stores for -muse-unaligned-vector-moveH.J. Lu4-15/+74
2021-10-24LoongArch gas supportliuzhensong39-5/+4152
2021-10-22x86: Add -muse-unaligned-vector-move to assemblerH.J. Lu7-0/+110
2021-10-14Re: s12z/disassembler: call memory_error_func when appropriateAlan Modra1-1/+2
2021-10-07RISC-V: Support aliases for Zbs instructionsPhilipp Tomsich4-0/+26
2021-10-07RISC-V: Add support for Zbs instructionsPhilipp Tomsich5-2/+61
2021-10-01Fix mistake in RX assembler documentation (special section names)Nick Clifton1-2/+2
2021-09-30arm: enable Cortex-R52+ CPUPrzemyslaw Wirkus4-0/+12
2021-09-30aarch64: Enable Cortex-X2 CPUPrzemyslaw Wirkus3-2/+9
2021-09-30aarch64: Enable Cortex-A710 CPUPrzemyslaw Wirkus3-1/+8
2021-09-30aarch64: Enable Cortex-A510 CPUPrzemyslaw Wirkus3-0/+9
2021-09-30aarch64: Update AArch64 features command line options docs 2/2Przemyslaw Wirkus1-49/+52
2021-09-30aarch64: Update AArch64 features command line options docs 1/2Przemyslaw Wirkus1-7/+8
2021-09-30aarch64: add armv9-a architecture to -marchPrzemyslaw Wirkus3-3/+7
2021-09-29Add a testcase for PR binutils/27202H.J. Lu3-0/+28
2021-09-28RISC-V: Allow to add numbers in the prefixed extension names.Nelson Chu8-9/+14
2021-09-28x86: Print {bad} on invalid broadcast in OP_E_memoryCui,Lili4-5/+23
2021-09-27configure: regenerate in all projects that use libtool.m4Nick Alcock2-45/+50
2021-09-25PowerPC: Enable mfppr mfppr32, mtppr and mtppr32 extended mnemonics on POWER5Peter Bergner6-8/+30
2021-09-24gas/testsuite/ld-elf/dwarf2-21.d: Pass -WHans-Peter Nilsson1-1/+1
2021-09-22dwarf2 sub-section testAlan Modra4-2/+32
2021-09-20Fix allocate_filenum last dir/file checksAlan Modra1-3/+3
generated by cgit v1.1 at 2024-08-09 01:52:20 +0000