diff options
Diffstat (limited to 'sim')
-rw-r--r-- | sim/testsuite/ChangeLog | 5 | ||||
-rw-r--r-- | sim/testsuite/Makefile.in | 1 | ||||
-rw-r--r-- | sim/testsuite/aarch64/ChangeLog (renamed from sim/testsuite/sim/aarch64/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/adds.s (renamed from sim/testsuite/sim/aarch64/adds.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/addv.s (renamed from sim/testsuite/sim/aarch64/addv.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/allinsn.exp (renamed from sim/testsuite/sim/aarch64/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/bit.s (renamed from sim/testsuite/sim/aarch64/bit.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/cmtst.s (renamed from sim/testsuite/sim/aarch64/cmtst.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/cnt.s (renamed from sim/testsuite/sim/aarch64/cnt.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/fcmXX.s (renamed from sim/testsuite/sim/aarch64/fcmXX.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/fcmp.s (renamed from sim/testsuite/sim/aarch64/fcmp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/fcsel.s (renamed from sim/testsuite/sim/aarch64/fcsel.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/fcvtl.s (renamed from sim/testsuite/sim/aarch64/fcvtl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/fcvtz.s (renamed from sim/testsuite/sim/aarch64/fcvtz.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/fminnm.s (renamed from sim/testsuite/sim/aarch64/fminnm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/fstur.s (renamed from sim/testsuite/sim/aarch64/fstur.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/ldn_multiple.s (renamed from sim/testsuite/sim/aarch64/ldn_multiple.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/ldn_single.s (renamed from sim/testsuite/sim/aarch64/ldn_single.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/ldnr.s (renamed from sim/testsuite/sim/aarch64/ldnr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/mla.s (renamed from sim/testsuite/sim/aarch64/mla.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/mls.s (renamed from sim/testsuite/sim/aarch64/mls.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/mul.s (renamed from sim/testsuite/sim/aarch64/mul.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/pass.s (renamed from sim/testsuite/sim/aarch64/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/stn_multiple.s (renamed from sim/testsuite/sim/aarch64/stn_multiple.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/stn_single.s (renamed from sim/testsuite/sim/aarch64/stn_single.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/sumov.s (renamed from sim/testsuite/sim/aarch64/sumov.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/sumulh.s (renamed from sim/testsuite/sim/aarch64/sumulh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/tbnz.s (renamed from sim/testsuite/sim/aarch64/tbnz.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/testutils.inc (renamed from sim/testsuite/sim/aarch64/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/uzp.s (renamed from sim/testsuite/sim/aarch64/uzp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/xtl.s (renamed from sim/testsuite/sim/aarch64/xtl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/aarch64/xtn.s (renamed from sim/testsuite/sim/aarch64/xtn.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/ChangeLog (renamed from sim/testsuite/sim/arm/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/adc.cgs (renamed from sim/testsuite/sim/arm/adc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/add.cgs (renamed from sim/testsuite/sim/arm/add.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/allinsn.exp (renamed from sim/testsuite/sim/arm/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/and.cgs (renamed from sim/testsuite/sim/arm/and.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/b.cgs (renamed from sim/testsuite/sim/arm/b.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/bic.cgs (renamed from sim/testsuite/sim/arm/bic.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/bl.cgs (renamed from sim/testsuite/sim/arm/bl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/bx.cgs (renamed from sim/testsuite/sim/arm/bx.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/cmn.cgs (renamed from sim/testsuite/sim/arm/cmn.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/cmp.cgs (renamed from sim/testsuite/sim/arm/cmp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/eor.cgs (renamed from sim/testsuite/sim/arm/eor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/hello.ms (renamed from sim/testsuite/sim/arm/hello.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/iwmmxt.exp (renamed from sim/testsuite/sim/arm/iwmmxt/iwmmxt.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/tbcst.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tbcst.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/testutils.inc (renamed from sim/testsuite/sim/arm/iwmmxt/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/textrm.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/textrm.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/tinsr.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tinsr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/tmia.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tmia.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/tmiaph.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tmiaph.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/tmiaxy.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tmiaxy.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/tmovmsk.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tmovmsk.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wacc.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wacc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wadd.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wadd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/waligni.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/waligni.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/walignr.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/walignr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wand.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wand.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wandn.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wandn.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wavg2.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wavg2.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wcmpeq.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wcmpeq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wcmpgt.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wcmpgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wmac.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmac.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wmadd.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmadd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wmax.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmax.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wmin.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmin.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wmov.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmov.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wmul.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wor.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wpack.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wpack.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wror.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wror.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wsad.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wsad.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wshufh.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wshufh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wsll.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wsll.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wsra.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wsra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wsrl.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wsrl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wsub.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wsub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wunpckeh.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wunpckeh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wunpckel.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wunpckel.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wunpckih.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wunpckih.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wunpckil.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wunpckil.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wxor.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wxor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/iwmmxt/wzero.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wzero.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/ldm.cgs (renamed from sim/testsuite/sim/arm/ldm.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/ldr.cgs (renamed from sim/testsuite/sim/arm/ldr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/ldrb.cgs (renamed from sim/testsuite/sim/arm/ldrb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/ldrh.cgs (renamed from sim/testsuite/sim/arm/ldrh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/ldrsb.cgs (renamed from sim/testsuite/sim/arm/ldrsb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/ldrsh.cgs (renamed from sim/testsuite/sim/arm/ldrsh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/misaligned1.ms (renamed from sim/testsuite/sim/arm/misaligned1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/misaligned2.ms (renamed from sim/testsuite/sim/arm/misaligned2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/misaligned3.ms (renamed from sim/testsuite/sim/arm/misaligned3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/misc.exp (renamed from sim/testsuite/sim/arm/misc.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/mla.cgs (renamed from sim/testsuite/sim/arm/mla.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/mov.cgs (renamed from sim/testsuite/sim/arm/mov.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/movw-movt.ms (renamed from sim/testsuite/sim/arm/movw-movt.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/mrs.cgs (renamed from sim/testsuite/sim/arm/mrs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/msr.cgs (renamed from sim/testsuite/sim/arm/msr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/mul.cgs (renamed from sim/testsuite/sim/arm/mul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/mvn.cgs (renamed from sim/testsuite/sim/arm/mvn.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/orr.cgs (renamed from sim/testsuite/sim/arm/orr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/rsb.cgs (renamed from sim/testsuite/sim/arm/rsb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/rsc.cgs (renamed from sim/testsuite/sim/arm/rsc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/sbc.cgs (renamed from sim/testsuite/sim/arm/sbc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/smlal.cgs (renamed from sim/testsuite/sim/arm/smlal.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/smull.cgs (renamed from sim/testsuite/sim/arm/smull.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/stm.cgs (renamed from sim/testsuite/sim/arm/stm.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/str.cgs (renamed from sim/testsuite/sim/arm/str.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/strb.cgs (renamed from sim/testsuite/sim/arm/strb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/strh.cgs (renamed from sim/testsuite/sim/arm/strh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/sub.cgs (renamed from sim/testsuite/sim/arm/sub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/swi.cgs (renamed from sim/testsuite/sim/arm/swi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/swp.cgs (renamed from sim/testsuite/sim/arm/swp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/swpb.cgs (renamed from sim/testsuite/sim/arm/swpb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/teq.cgs (renamed from sim/testsuite/sim/arm/teq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/testutils.inc (renamed from sim/testsuite/sim/arm/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/adc.cgs (renamed from sim/testsuite/sim/arm/thumb/adc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/add-hd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/add-hd-hs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/add-hd-rs.cgs (renamed from sim/testsuite/sim/arm/thumb/add-hd-rs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/add-rd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/add-rd-hs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/add-sp.cgs (renamed from sim/testsuite/sim/arm/thumb/add-sp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/add.cgs (renamed from sim/testsuite/sim/arm/thumb/add.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/addi.cgs (renamed from sim/testsuite/sim/arm/thumb/addi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/addi8.cgs (renamed from sim/testsuite/sim/arm/thumb/addi8.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/allthumb.exp (renamed from sim/testsuite/sim/arm/thumb/allthumb.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/and.cgs (renamed from sim/testsuite/sim/arm/thumb/and.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/asr.cgs (renamed from sim/testsuite/sim/arm/thumb/asr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/b.cgs (renamed from sim/testsuite/sim/arm/thumb/b.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bcc.cgs (renamed from sim/testsuite/sim/arm/thumb/bcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bcs.cgs (renamed from sim/testsuite/sim/arm/thumb/bcs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/beq.cgs (renamed from sim/testsuite/sim/arm/thumb/beq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bge.cgs (renamed from sim/testsuite/sim/arm/thumb/bge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bgt.cgs (renamed from sim/testsuite/sim/arm/thumb/bgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bhi.cgs (renamed from sim/testsuite/sim/arm/thumb/bhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bic.cgs (renamed from sim/testsuite/sim/arm/thumb/bic.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bl-hi.cgs (renamed from sim/testsuite/sim/arm/thumb/bl-hi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bl-lo.cgs (renamed from sim/testsuite/sim/arm/thumb/bl-lo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ble.cgs (renamed from sim/testsuite/sim/arm/thumb/ble.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bls.cgs (renamed from sim/testsuite/sim/arm/thumb/bls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/blt.cgs (renamed from sim/testsuite/sim/arm/thumb/blt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bmi.cgs (renamed from sim/testsuite/sim/arm/thumb/bmi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bne.cgs (renamed from sim/testsuite/sim/arm/thumb/bne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bpl.cgs (renamed from sim/testsuite/sim/arm/thumb/bpl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bvc.cgs (renamed from sim/testsuite/sim/arm/thumb/bvc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bvs.cgs (renamed from sim/testsuite/sim/arm/thumb/bvs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bx-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/bx-hs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/bx-rs.cgs (renamed from sim/testsuite/sim/arm/thumb/bx-rs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/cmn.cgs (renamed from sim/testsuite/sim/arm/thumb/cmn.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/cmp-hd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/cmp-hd-hs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/cmp-hd-rs.cgs (renamed from sim/testsuite/sim/arm/thumb/cmp-hd-rs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/cmp-rd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/cmp-rd-hs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/cmp.cgs (renamed from sim/testsuite/sim/arm/thumb/cmp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/eor.cgs (renamed from sim/testsuite/sim/arm/thumb/eor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/lda-pc.cgs (renamed from sim/testsuite/sim/arm/thumb/lda-pc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/lda-sp.cgs (renamed from sim/testsuite/sim/arm/thumb/lda-sp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldmia.cgs (renamed from sim/testsuite/sim/arm/thumb/ldmia.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldr-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/ldr-imm.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldr-pc.cgs (renamed from sim/testsuite/sim/arm/thumb/ldr-pc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldr-sprel.cgs (renamed from sim/testsuite/sim/arm/thumb/ldr-sprel.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldr.cgs (renamed from sim/testsuite/sim/arm/thumb/ldr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldrb-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/ldrb-imm.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldrb.cgs (renamed from sim/testsuite/sim/arm/thumb/ldrb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldrh-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/ldrh-imm.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldrh.cgs (renamed from sim/testsuite/sim/arm/thumb/ldrh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldsb.cgs (renamed from sim/testsuite/sim/arm/thumb/ldsb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ldsh.cgs (renamed from sim/testsuite/sim/arm/thumb/ldsh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/lsl.cgs (renamed from sim/testsuite/sim/arm/thumb/lsl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/lsr.cgs (renamed from sim/testsuite/sim/arm/thumb/lsr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/mov-hd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/mov-hd-hs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/mov-hd-rs.cgs (renamed from sim/testsuite/sim/arm/thumb/mov-hd-rs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/mov-rd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/mov-rd-hs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/mov.cgs (renamed from sim/testsuite/sim/arm/thumb/mov.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/mul.cgs (renamed from sim/testsuite/sim/arm/thumb/mul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/mvn.cgs (renamed from sim/testsuite/sim/arm/thumb/mvn.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/neg.cgs (renamed from sim/testsuite/sim/arm/thumb/neg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/orr.cgs (renamed from sim/testsuite/sim/arm/thumb/orr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/pop-pc.cgs (renamed from sim/testsuite/sim/arm/thumb/pop-pc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/pop.cgs (renamed from sim/testsuite/sim/arm/thumb/pop.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/push-lr.cgs (renamed from sim/testsuite/sim/arm/thumb/push-lr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/push.cgs (renamed from sim/testsuite/sim/arm/thumb/push.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/ror.cgs (renamed from sim/testsuite/sim/arm/thumb/ror.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/sbc.cgs (renamed from sim/testsuite/sim/arm/thumb/sbc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/stmia.cgs (renamed from sim/testsuite/sim/arm/thumb/stmia.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/str-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/str-imm.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/str-sprel.cgs (renamed from sim/testsuite/sim/arm/thumb/str-sprel.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/str.cgs (renamed from sim/testsuite/sim/arm/thumb/str.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/strb-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/strb-imm.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/strb.cgs (renamed from sim/testsuite/sim/arm/thumb/strb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/strh-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/strh-imm.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/strh.cgs (renamed from sim/testsuite/sim/arm/thumb/strh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/sub-sp.cgs (renamed from sim/testsuite/sim/arm/thumb/sub-sp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/sub.cgs (renamed from sim/testsuite/sim/arm/thumb/sub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/subi.cgs (renamed from sim/testsuite/sim/arm/thumb/subi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/subi8.cgs (renamed from sim/testsuite/sim/arm/thumb/subi8.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/swi.cgs (renamed from sim/testsuite/sim/arm/thumb/swi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/testutils.inc (renamed from sim/testsuite/sim/arm/thumb/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/thumb/tst.cgs (renamed from sim/testsuite/sim/arm/thumb/tst.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/tst.cgs (renamed from sim/testsuite/sim/arm/tst.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/umlal.cgs (renamed from sim/testsuite/sim/arm/umlal.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/umull.cgs (renamed from sim/testsuite/sim/arm/umull.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/xscale/blx.cgs (renamed from sim/testsuite/sim/arm/xscale/blx.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/xscale/mia.cgs (renamed from sim/testsuite/sim/arm/xscale/mia.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/xscale/miaph.cgs (renamed from sim/testsuite/sim/arm/xscale/miaph.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/xscale/miaxy.cgs (renamed from sim/testsuite/sim/arm/xscale/miaxy.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/xscale/mra.cgs (renamed from sim/testsuite/sim/arm/xscale/mra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/xscale/testutils.inc (renamed from sim/testsuite/sim/arm/xscale/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/arm/xscale/xscale.exp (renamed from sim/testsuite/sim/arm/xscale/xscale.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/avr/ChangeLog (renamed from sim/testsuite/sim/avr/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/avr/allinsn.exp (renamed from sim/testsuite/sim/avr/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/avr/pass.s (renamed from sim/testsuite/sim/avr/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/avr/testutils.inc (renamed from sim/testsuite/sim/avr/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/.gitignore (renamed from sim/testsuite/sim/bfin/.gitignore) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/10272_small.s (renamed from sim/testsuite/sim/bfin/10272_small.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/10436.s (renamed from sim/testsuite/sim/bfin/10436.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/10622.s (renamed from sim/testsuite/sim/bfin/10622.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/10742.s (renamed from sim/testsuite/sim/bfin/10742.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/10799.s (renamed from sim/testsuite/sim/bfin/10799.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/11080.s (renamed from sim/testsuite/sim/bfin/11080.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/7641.s (renamed from sim/testsuite/sim/bfin/7641.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/ChangeLog (renamed from sim/testsuite/sim/bfin/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/PN_generator.s (renamed from sim/testsuite/sim/bfin/PN_generator.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a0.s (renamed from sim/testsuite/sim/bfin/a0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a0shift.S (renamed from sim/testsuite/sim/bfin/a0shift.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a1.s (renamed from sim/testsuite/sim/bfin/a1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a10.s (renamed from sim/testsuite/sim/bfin/a10.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a11.S (renamed from sim/testsuite/sim/bfin/a11.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a12.s (renamed from sim/testsuite/sim/bfin/a12.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a2.s (renamed from sim/testsuite/sim/bfin/a2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a20.S (renamed from sim/testsuite/sim/bfin/a20.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a21.s (renamed from sim/testsuite/sim/bfin/a21.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a22.s (renamed from sim/testsuite/sim/bfin/a22.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a23.s (renamed from sim/testsuite/sim/bfin/a23.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a24.s (renamed from sim/testsuite/sim/bfin/a24.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a25.s (renamed from sim/testsuite/sim/bfin/a25.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a26.s (renamed from sim/testsuite/sim/bfin/a26.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a3.s (renamed from sim/testsuite/sim/bfin/a3.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a30.s (renamed from sim/testsuite/sim/bfin/a30.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a4.s (renamed from sim/testsuite/sim/bfin/a4.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a5.s (renamed from sim/testsuite/sim/bfin/a5.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a6.s (renamed from sim/testsuite/sim/bfin/a6.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a7.s (renamed from sim/testsuite/sim/bfin/a7.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a8.s (renamed from sim/testsuite/sim/bfin/a8.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/a9.s (renamed from sim/testsuite/sim/bfin/a9.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/abs-2.S (renamed from sim/testsuite/sim/bfin/abs-2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/abs-3.S (renamed from sim/testsuite/sim/bfin/abs-3.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/abs-4.S (renamed from sim/testsuite/sim/bfin/abs-4.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/abs.S (renamed from sim/testsuite/sim/bfin/abs.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/abs_acc.s (renamed from sim/testsuite/sim/bfin/abs_acc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/acc-rot.s (renamed from sim/testsuite/sim/bfin/acc-rot.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/acp5_19.s (renamed from sim/testsuite/sim/bfin/acp5_19.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/acp5_4.s (renamed from sim/testsuite/sim/bfin/acp5_4.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/add_imm7.s (renamed from sim/testsuite/sim/bfin/add_imm7.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/add_shift.S (renamed from sim/testsuite/sim/bfin/add_shift.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/add_sub_acc.s (renamed from sim/testsuite/sim/bfin/add_sub_acc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/addsub_flags.S (renamed from sim/testsuite/sim/bfin/addsub_flags.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/algnbug1.s (renamed from sim/testsuite/sim/bfin/algnbug1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/algnbug2.s (renamed from sim/testsuite/sim/bfin/algnbug2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/allinsn.exp (renamed from sim/testsuite/sim/bfin/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/argc.c (renamed from sim/testsuite/sim/bfin/argc.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/ashift.s (renamed from sim/testsuite/sim/bfin/ashift.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/ashift_flags.s (renamed from sim/testsuite/sim/bfin/ashift_flags.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/ashift_left.s (renamed from sim/testsuite/sim/bfin/ashift_left.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/b0.S (renamed from sim/testsuite/sim/bfin/b0.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/b1.s (renamed from sim/testsuite/sim/bfin/b1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/b2.S (renamed from sim/testsuite/sim/bfin/b2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/brcc.s (renamed from sim/testsuite/sim/bfin/brcc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/brevadd.s (renamed from sim/testsuite/sim/bfin/brevadd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/byteop16m.s (renamed from sim/testsuite/sim/bfin/byteop16m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/byteop16p.s (renamed from sim/testsuite/sim/bfin/byteop16p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/byteop1p.s (renamed from sim/testsuite/sim/bfin/byteop1p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/byteop2p.s (renamed from sim/testsuite/sim/bfin/byteop2p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/byteop3p.s (renamed from sim/testsuite/sim/bfin/byteop3p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/byteunpack.s (renamed from sim/testsuite/sim/bfin/byteunpack.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_arith_r_sft.s (renamed from sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_conv_b.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_b.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_conv_h.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_conv_mix.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_mix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_conv_neg.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_neg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_conv_toggle.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_conv_xb.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_xb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_conv_xh.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_xh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_divq.s (renamed from sim/testsuite/sim/bfin/c_alu2op_divq.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_divs.s (renamed from sim/testsuite/sim/bfin/c_alu2op_divs.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_log_l_sft.s (renamed from sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_log_r_sft.s (renamed from sim/testsuite/sim/bfin/c_alu2op_log_r_sft.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_shadd_1.s (renamed from sim/testsuite/sim/bfin/c_alu2op_shadd_1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_alu2op_shadd_2.s (renamed from sim/testsuite/sim/bfin/c_alu2op_shadd_2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_br_preg_killed_ac.s (renamed from sim/testsuite/sim/bfin/c_br_preg_killed_ac.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_br_preg_killed_ex1.s (renamed from sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_br_preg_stall_ac.s (renamed from sim/testsuite/sim/bfin/c_br_preg_stall_ac.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_br_preg_stall_ex1.s (renamed from sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_bp1.s (renamed from sim/testsuite/sim/bfin/c_brcc_bp1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_bp2.s (renamed from sim/testsuite/sim/bfin/c_brcc_bp2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_bp3.s (renamed from sim/testsuite/sim/bfin/c_brcc_bp3.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_bp4.s (renamed from sim/testsuite/sim/bfin/c_brcc_bp4.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_brf_bp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brf_bp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_brf_brt_bp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_brf_brt_nbp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_brf_fbkwd.s (renamed from sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_brf_nbp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brf_nbp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_brt_bp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brt_bp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_brt_nbp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brt_nbp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_kills_dhits.s (renamed from sim/testsuite/sim/bfin/c_brcc_kills_dhits.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_brcc_kills_dmiss.s (renamed from sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cactrl_iflush_pr.s (renamed from sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cactrl_iflush_pr_pp.s (renamed from sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_calla_ljump.s (renamed from sim/testsuite/sim/bfin/c_calla_ljump.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_calla_subr.s (renamed from sim/testsuite/sim/bfin/c_calla_subr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc2dreg.s (renamed from sim/testsuite/sim/bfin/c_cc2dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc2stat_cc_ac.S (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc2stat_cc_an.s (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_an.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc2stat_cc_aq.s (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc2stat_cc_av0.S (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc2stat_cc_av1.S (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc2stat_cc_az.s (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_az.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc_flag_ccmv_depend.S (renamed from sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc_flagdreg_mvbrsft.s (renamed from sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_s1.s (renamed from sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_sn.s (renamed from sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft.s (renamed from sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_s1.s (renamed from sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_sn.S (renamed from sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccflag_a0a1.S (renamed from sim/testsuite/sim/bfin/c_ccflag_a0a1.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccflag_dr_dr.s (renamed from sim/testsuite/sim/bfin/c_ccflag_dr_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccflag_dr_dr_uu.s (renamed from sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccflag_dr_imm3.s (renamed from sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccflag_dr_imm3_uu.s (renamed from sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccflag_pr_imm3.s (renamed from sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccflag_pr_imm3_uu.s (renamed from sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccflag_pr_pr.s (renamed from sim/testsuite/sim/bfin/c_ccflag_pr_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccflag_pr_pr_uu.s (renamed from sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccmv_cc_dr_dr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccmv_cc_dr_pr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccmv_cc_pr_pr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccmv_ncc_dr_dr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccmv_ncc_dr_pr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ccmv_ncc_pr_pr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_comp3op_dr_and_dr.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_comp3op_dr_minus_dr.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_comp3op_dr_mix.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_mix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_comp3op_dr_or_dr.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_comp3op_dr_plus_dr.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_comp3op_dr_xor_dr.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh1.s (renamed from sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh2.s (renamed from sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_compi2opd_dr_add_i7_n.s (renamed from sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_compi2opd_dr_add_i7_p.s (renamed from sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_compi2opd_dr_eq_i7_n.s (renamed from sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_compi2opd_dr_eq_i7_p.s (renamed from sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_compi2opd_flags.S (renamed from sim/testsuite/sim/bfin/c_compi2opd_flags.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_compi2opd_flags_2.S (renamed from sim/testsuite/sim/bfin/c_compi2opd_flags_2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_compi2opp_pr_add_i7_n.s (renamed from sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_n.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_compi2opp_pr_add_i7_p.s (renamed from sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_compi2opp_pr_eq_i7_n.s (renamed from sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_compi2opp_pr_eq_i7_p.s (renamed from sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dagmodik_lnz_imgebl.s (renamed from sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dagmodik_lnz_imltbl.s (renamed from sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dagmodik_lz_inc_dec.s (renamed from sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dagmodim_lnz_imgebl.s (renamed from sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dagmodim_lnz_imltbl.s (renamed from sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dagmodim_lz_inc_dec.s (renamed from sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_a0_pm_a1.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_a0a1s.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_a_abs_a.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_a_neg_a.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_aa_absabs.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_aa_negneg.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_abs.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_abs.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_absabs.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_absabs.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_alhwx.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_awx.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_awx.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_byteop1ew.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_byteop2.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_byteop3.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_bytepack.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_byteunpack.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_byteunpack.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_disalnexcpt.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_max.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_max.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_maxmax.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_min.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_min.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_minmin.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_minmin.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_mix.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_mix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_r_lh_a0pa1.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_r_negneg.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rh_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rh_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rh_rnd12_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rh_rnd12_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rh_rnd20_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rh_rnd20_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rl_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rl_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rl_rnd12_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rl_rnd12_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rl_rnd20_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rl_rnd20_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rlh_rnd.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rm.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rmm.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rmm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rmp.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rmp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rp.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rpm.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rpm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rpp.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rpp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rr_lph_a1a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rrpm.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rrpm_aa.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rrpmmp.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft_x.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rrppmm.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rrppmm_sft.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_rrppmm_sft_x.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_saa.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_saa.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_sat_aa.S (renamed from sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_search.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_search.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32alu_sgn.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_sgn.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_a1a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_a1a0_iuw32.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_a1a0_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a0_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a0_ih.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a0_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a0_iu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a0_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a0_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a0_t.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a0_tu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a0_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1_ih.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1_iu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1_t.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1_tu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1a0_iutsh.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_dr_a1a0_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_mix.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_mix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a0_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a0_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a0_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a0_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a0_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1a0_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1a0_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1a0_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1a0_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_a1a0_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mac_pair_mix.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_ih.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_iu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_m_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_m_iutsh.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_m_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_m_t.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_m_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_mix.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_t.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_tu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_dr_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_pair.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_pair_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_pair_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_pair_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_pair_m_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_pair_m_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_pair_m_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_pair_m_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_pair_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32mult_pair_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_a0alr.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_af.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_af.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_af_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_af_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ahalf_ln.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ahalf_ln_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ahalf_lp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ahalf_lp_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ahalf_rn.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ahalf_rn_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ahalf_rp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ahalf_rp_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ahh.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ahh_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_align16.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_align16.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_align24.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_align24.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_align8.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_align8.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_amix.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_amix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_bitmux.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_bxor.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_bxor.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_expadj_h.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_expadj_l.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_expadj_r.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_expexp_r.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_fdepx.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_fextx.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_fextx.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_lf.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lf.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_lhalf_ln.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_lhalf_lp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_lhalf_rn.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_lhalf_rp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_lhh.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lhh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_lmix.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lmix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_ones.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ones.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_pack.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_pack.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_rot.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_rot.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_rot_mix.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_signbits_r.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_signbits_rh.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_signbits_rl.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_vmax.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_vmax.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shift_vmaxvmax.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_a0alr.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_af.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_af.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_af_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_ahh.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_ahh_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_amix.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_lf.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_lhalf_ln.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_lhalf_lp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_lhalf_rn.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_lhalf_rp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_lhh.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_lmix.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dsp32shiftim_rot.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_ld_dr_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_ld_dr_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_ld_dr_ippm.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_ld_drhi_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_ld_drhi_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_ld_drlo_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_ld_drlo_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_st_dr_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_st_dr_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_st_dr_ippm.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_st_drhi_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_st_drhi_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_st_drlo_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_dspldst_st_drlo_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_except_illopcode.S (renamed from sim/testsuite/sim/bfin/c_except_illopcode.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_except_sys_sstep.S (renamed from sim/testsuite/sim/bfin/c_except_sys_sstep.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_except_user_mode.S (renamed from sim/testsuite/sim/bfin/c_except_user_mode.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_disable.S (renamed from sim/testsuite/sim/bfin/c_interr_disable.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_disable_enable.S (renamed from sim/testsuite/sim/bfin/c_interr_disable_enable.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_excpt.S (renamed from sim/testsuite/sim/bfin/c_interr_excpt.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_loopsetup_stld.S (renamed from sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_nested.S (renamed from sim/testsuite/sim/bfin/c_interr_nested.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_nmi.S (renamed from sim/testsuite/sim/bfin/c_interr_nmi.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_pending.S (renamed from sim/testsuite/sim/bfin/c_interr_pending.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_pending_2.S (renamed from sim/testsuite/sim/bfin/c_interr_pending_2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_timer.S (renamed from sim/testsuite/sim/bfin/c_interr_timer.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_timer_reload.S (renamed from sim/testsuite/sim/bfin/c_interr_timer_reload.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_timer_tcount.S (renamed from sim/testsuite/sim/bfin/c_interr_timer_tcount.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_interr_timer_tscale.S (renamed from sim/testsuite/sim/bfin/c_interr_timer_tscale.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_drhi.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_drlo.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_h_dr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_h_ibml.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_h_pr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_h_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_l_dr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_l_ibml.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_l_pr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_l_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_lz_dr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_lz_ibml.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_lz_pr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_lzhi_dr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_lzhi_ibml.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_lzhi_pr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldimmhalf_pibml.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_mm.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_mm_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_mm_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_mm_xb.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_mm_xh.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_pp.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_pp_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_pp_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_pp_xb.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_pp_xh.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_ppmm_hbx.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_xb.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_d_p_xh.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_p_p.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_p_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_p_p_mm.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_ld_p_p_pp.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_d.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_d_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_d_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_d_mm.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_d_mm_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_d_mm_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_d_pp.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_d_pp_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_d_pp_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_p.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_p.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_p_mm.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldst_st_p_p_pp.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstidxl_ld_dr_b.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstidxl_ld_dr_h.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstidxl_ld_dr_xb.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstidxl_ld_dr_xh.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstidxl_ld_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstidxl_ld_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstidxl_st_dr_b.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstidxl_st_dr_h.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstidxl_st_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstidxl_st_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstii_ld_dr_h.s (renamed from sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstii_ld_dr_xh.s (renamed from sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstii_ld_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstii_ld_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstii_ld_preg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstii_st_dr_h.s (renamed from sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstii_st_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstii_st_dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstii_st_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstii_st_preg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstiifp_ld_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstiifp_ld_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstiifp_st_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstiifp_st_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstpmod_ld_dr_hi.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstpmod_ld_dr_lo.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstpmod_ld_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstpmod_ld_h_xh.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstpmod_ld_lohi.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstpmod_st_dr_hi.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstpmod_st_dr_lo.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstpmod_st_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ldstpmod_st_lohi.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_linkage.s (renamed from sim/testsuite/sim/bfin/c_linkage.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_alshft_mix.s (renamed from sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_arith_shft.s (renamed from sim/testsuite/sim/bfin/c_logi2op_arith_shft.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_bitclr.s (renamed from sim/testsuite/sim/bfin/c_logi2op_bitclr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_bitset.s (renamed from sim/testsuite/sim/bfin/c_logi2op_bitset.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_bittgl.s (renamed from sim/testsuite/sim/bfin/c_logi2op_bittgl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_bittst.s (renamed from sim/testsuite/sim/bfin/c_logi2op_bittst.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_log_l_shft.s (renamed from sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_log_l_shft_astat.S (renamed from sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_log_r_shft.s (renamed from sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_log_r_shft_astat.S (renamed from sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_logi2op_nbittst.s (renamed from sim/testsuite/sim/bfin/c_logi2op_nbittst.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_nested.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_nested.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_nested_bot.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_nested_prelc.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_nested_top.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_nested_top.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_overlap.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_overlap.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_preg_div2_lc0.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_preg_div2_lc1.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_preg_lc0.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_preg_lc1.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_preg_stld.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_prelc.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_prelc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_loopsetup_topbotcntr.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_mmr_interr_ctl.s (renamed from sim/testsuite/sim/bfin/c_mmr_interr_ctl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_mmr_loop.S (renamed from sim/testsuite/sim/bfin/c_mmr_loop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_mmr_loop_user_except.S (renamed from sim/testsuite/sim/bfin/c_mmr_loop_user_except.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_mmr_ppop_illegal_adr.S (renamed from sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_mmr_ppopm_illegal_adr.S (renamed from sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_mmr_timer.S (renamed from sim/testsuite/sim/bfin/c_mmr_timer.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_mode_supervisor.S (renamed from sim/testsuite/sim/bfin/c_mode_supervisor.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_mode_user.S (renamed from sim/testsuite/sim/bfin/c_mode_user.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_mode_user_superivsor.S (renamed from sim/testsuite/sim/bfin/c_mode_user_superivsor.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_multi_issue_dsp_ld_ld.s (renamed from sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_multi_issue_dsp_ldst_1.s (renamed from sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_multi_issue_dsp_ldst_2.s (renamed from sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_call_pcpr.s (renamed from sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_call_pr.s (renamed from sim/testsuite/sim/bfin/c_progctrl_call_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_clisti_interr.S (renamed from sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_csync_mmr.S (renamed from sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_except_rtx.S (renamed from sim/testsuite/sim/bfin/c_progctrl_except_rtx.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_excpt.S (renamed from sim/testsuite/sim/bfin/c_progctrl_excpt.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_jump_pcpr.s (renamed from sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_jump_pr.s (renamed from sim/testsuite/sim/bfin/c_progctrl_jump_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_nop.s (renamed from sim/testsuite/sim/bfin/c_progctrl_nop.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_raise_rt_i_n.S (renamed from sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_progctrl_rts.s (renamed from sim/testsuite/sim/bfin/c_progctrl_rts.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ptr2op_pr_neg_pr.s (renamed from sim/testsuite/sim/bfin/c_ptr2op_pr_neg_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ptr2op_pr_sft_2_1.s (renamed from sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ptr2op_pr_shadd_1_2.s (renamed from sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_pushpopmultiple_dp.s (renamed from sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_pushpopmultiple_dp_pair.s (renamed from sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_pushpopmultiple_dreg.s (renamed from sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_pushpopmultiple_preg.s (renamed from sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_acc_acc.s (renamed from sim/testsuite/sim/bfin/c_regmv_acc_acc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_dag_lz_dep.s (renamed from sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_dr_acc_acc.s (renamed from sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_dr_dep_nostall.s (renamed from sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_dr_dr.s (renamed from sim/testsuite/sim/bfin/c_regmv_dr_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_dr_imlb.s (renamed from sim/testsuite/sim/bfin/c_regmv_dr_imlb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_dr_pr.s (renamed from sim/testsuite/sim/bfin/c_regmv_dr_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_imlb_dep_nostall.s (renamed from sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_imlb_dep_stall.s (renamed from sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_imlb_dr.s (renamed from sim/testsuite/sim/bfin/c_regmv_imlb_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_imlb_imlb.s (renamed from sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_imlb_pr.s (renamed from sim/testsuite/sim/bfin/c_regmv_imlb_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_pr_dep_nostall.s (renamed from sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_pr_dep_stall.s (renamed from sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_pr_dr.s (renamed from sim/testsuite/sim/bfin/c_regmv_pr_dr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_pr_imlb.s (renamed from sim/testsuite/sim/bfin/c_regmv_pr_imlb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_regmv_pr_pr.s (renamed from sim/testsuite/sim/bfin/c_regmv_pr_pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ac_raise_mv.S (renamed from sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ac_raise_mv_ppop.S (renamed from sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ac_regmv_pushpop.S (renamed from sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_dec_raise_pushpop.S (renamed from sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex1_brcc_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex1_call_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex1_j_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex1_raise_brcc_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex1_raise_call_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex1_raise_j_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex2_brcc_mp_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex2_mmr_mvpop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex2_mmrj_mvpop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex2_raise_mmr_mvpop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex2_raise_mmrj_mvpop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex3_ls_brcc_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex3_ls_mmr_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex3_ls_mmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_wb_cs_lsmmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_wb_rti_lsmmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_wb_rtn_lsmmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_seq_wb_rtx_lsmmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/c_ujump.s (renamed from sim/testsuite/sim/bfin/c_ujump.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cc-alu.S (renamed from sim/testsuite/sim/bfin/cc-alu.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cc-astat-bits.s (renamed from sim/testsuite/sim/bfin/cc-astat-bits.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cc0.s (renamed from sim/testsuite/sim/bfin/cc0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cc1.s (renamed from sim/testsuite/sim/bfin/cc1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cc5.S (renamed from sim/testsuite/sim/bfin/cc5.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cec-exact-exception.S (renamed from sim/testsuite/sim/bfin/cec-exact-exception.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cec-ifetch.S (renamed from sim/testsuite/sim/bfin/cec-ifetch.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cec-multi-pending.S (renamed from sim/testsuite/sim/bfin/cec-multi-pending.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cec-no-snen-reti.S (renamed from sim/testsuite/sim/bfin/cec-no-snen-reti.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cec-non-operating-env.s (renamed from sim/testsuite/sim/bfin/cec-non-operating-env.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cec-raise-reti.S (renamed from sim/testsuite/sim/bfin/cec-raise-reti.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cec-snen-reti.S (renamed from sim/testsuite/sim/bfin/cec-snen-reti.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cec-syscfg-ssstep.S (renamed from sim/testsuite/sim/bfin/cec-syscfg-ssstep.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cec-system-call.S (renamed from sim/testsuite/sim/bfin/cec-system-call.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cir.s (renamed from sim/testsuite/sim/bfin/cir.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cir1.s (renamed from sim/testsuite/sim/bfin/cir1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cli-sti.s (renamed from sim/testsuite/sim/bfin/cli-sti.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cmpacc.s (renamed from sim/testsuite/sim/bfin/cmpacc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cmpdreg.S (renamed from sim/testsuite/sim/bfin/cmpdreg.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/compare.s (renamed from sim/testsuite/sim/bfin/compare.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/conv_enc_gen.s (renamed from sim/testsuite/sim/bfin/conv_enc_gen.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/cycles.s (renamed from sim/testsuite/sim/bfin/cycles.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/d0.s (renamed from sim/testsuite/sim/bfin/d0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/d1.s (renamed from sim/testsuite/sim/bfin/d1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/d2.s (renamed from sim/testsuite/sim/bfin/d2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dbg_brprd_ntkn_src_kill.S (renamed from sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dbg_brtkn_nprd_src_kill.S (renamed from sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dbg_jmp_src_kill.S (renamed from sim/testsuite/sim/bfin/dbg_jmp_src_kill.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dbg_tr_basic.S (renamed from sim/testsuite/sim/bfin/dbg_tr_basic.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dbg_tr_simplejp.S (renamed from sim/testsuite/sim/bfin/dbg_tr_simplejp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dbg_tr_tbuf0.S (renamed from sim/testsuite/sim/bfin/dbg_tr_tbuf0.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dbg_tr_umode.S (renamed from sim/testsuite/sim/bfin/dbg_tr_umode.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/disalnexcpt_implicit.S (renamed from sim/testsuite/sim/bfin/disalnexcpt_implicit.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/div0.s (renamed from sim/testsuite/sim/bfin/div0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/divq.s (renamed from sim/testsuite/sim/bfin/divq.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dotproduct.s (renamed from sim/testsuite/sim/bfin/dotproduct.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dotproduct2.s (renamed from sim/testsuite/sim/bfin/dotproduct2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/double_prec_mult.s (renamed from sim/testsuite/sim/bfin/double_prec_mult.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dsp_a4.s (renamed from sim/testsuite/sim/bfin/dsp_a4.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dsp_a7.s (renamed from sim/testsuite/sim/bfin/dsp_a7.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dsp_a8.s (renamed from sim/testsuite/sim/bfin/dsp_a8.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dsp_d0.s (renamed from sim/testsuite/sim/bfin/dsp_d0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dsp_d1.s (renamed from sim/testsuite/sim/bfin/dsp_d1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dsp_neg.S (renamed from sim/testsuite/sim/bfin/dsp_neg.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/dsp_s1.s (renamed from sim/testsuite/sim/bfin/dsp_s1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/e0.s (renamed from sim/testsuite/sim/bfin/e0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/edn_snafu.s (renamed from sim/testsuite/sim/bfin/edn_snafu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/eu_dsp32mac_s.s (renamed from sim/testsuite/sim/bfin/eu_dsp32mac_s.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/events.s (renamed from sim/testsuite/sim/bfin/events.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/f221.s (renamed from sim/testsuite/sim/bfin/f221.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/fact.s (renamed from sim/testsuite/sim/bfin/fact.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/fir.s (renamed from sim/testsuite/sim/bfin/fir.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/fsm.s (renamed from sim/testsuite/sim/bfin/fsm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/greg2.s (renamed from sim/testsuite/sim/bfin/greg2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/hwloop-bits.S (renamed from sim/testsuite/sim/bfin/hwloop-bits.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/hwloop-branch-in.s (renamed from sim/testsuite/sim/bfin/hwloop-branch-in.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/hwloop-branch-out.s (renamed from sim/testsuite/sim/bfin/hwloop-branch-out.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/hwloop-lt-bits.s (renamed from sim/testsuite/sim/bfin/hwloop-lt-bits.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/hwloop-nested.s (renamed from sim/testsuite/sim/bfin/hwloop-nested.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/i0.s (renamed from sim/testsuite/sim/bfin/i0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/iir.s (renamed from sim/testsuite/sim/bfin/iir.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue103.s (renamed from sim/testsuite/sim/bfin/issue103.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue109.s (renamed from sim/testsuite/sim/bfin/issue109.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue112.s (renamed from sim/testsuite/sim/bfin/issue112.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue113.s (renamed from sim/testsuite/sim/bfin/issue113.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue117.s (renamed from sim/testsuite/sim/bfin/issue117.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue118.s (renamed from sim/testsuite/sim/bfin/issue118.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue119.s (renamed from sim/testsuite/sim/bfin/issue119.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue121.s (renamed from sim/testsuite/sim/bfin/issue121.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue123.s (renamed from sim/testsuite/sim/bfin/issue123.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue124.s (renamed from sim/testsuite/sim/bfin/issue124.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue125.s (renamed from sim/testsuite/sim/bfin/issue125.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue126.s (renamed from sim/testsuite/sim/bfin/issue126.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue127.s (renamed from sim/testsuite/sim/bfin/issue127.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue129.s (renamed from sim/testsuite/sim/bfin/issue129.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue139.S (renamed from sim/testsuite/sim/bfin/issue139.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue140.S (renamed from sim/testsuite/sim/bfin/issue140.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue142.s (renamed from sim/testsuite/sim/bfin/issue142.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue144.s (renamed from sim/testsuite/sim/bfin/issue144.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue146.S (renamed from sim/testsuite/sim/bfin/issue146.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue175.s (renamed from sim/testsuite/sim/bfin/issue175.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue205.s (renamed from sim/testsuite/sim/bfin/issue205.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue257.s (renamed from sim/testsuite/sim/bfin/issue257.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue272.S (renamed from sim/testsuite/sim/bfin/issue272.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue83.s (renamed from sim/testsuite/sim/bfin/issue83.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/issue89.s (renamed from sim/testsuite/sim/bfin/issue89.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/l0.s (renamed from sim/testsuite/sim/bfin/l0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/l0shift.s (renamed from sim/testsuite/sim/bfin/l0shift.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/l2_loop.s (renamed from sim/testsuite/sim/bfin/l2_loop.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/link-2.s (renamed from sim/testsuite/sim/bfin/link-2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/link.s (renamed from sim/testsuite/sim/bfin/link.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/lmu_cplb_multiple0.S (renamed from sim/testsuite/sim/bfin/lmu_cplb_multiple0.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/lmu_cplb_multiple1.S (renamed from sim/testsuite/sim/bfin/lmu_cplb_multiple1.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/lmu_excpt_align.S (renamed from sim/testsuite/sim/bfin/lmu_excpt_align.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/lmu_excpt_default.S (renamed from sim/testsuite/sim/bfin/lmu_excpt_default.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/lmu_excpt_illaddr.S (renamed from sim/testsuite/sim/bfin/lmu_excpt_illaddr.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/lmu_excpt_prot0.S (renamed from sim/testsuite/sim/bfin/lmu_excpt_prot0.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/lmu_excpt_prot1.S (renamed from sim/testsuite/sim/bfin/lmu_excpt_prot1.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/load.s (renamed from sim/testsuite/sim/bfin/load.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/logic.s (renamed from sim/testsuite/sim/bfin/logic.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/loop_snafu.s (renamed from sim/testsuite/sim/bfin/loop_snafu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/loop_strncpy.s (renamed from sim/testsuite/sim/bfin/loop_strncpy.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/lp0.s (renamed from sim/testsuite/sim/bfin/lp0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/lp1.s (renamed from sim/testsuite/sim/bfin/lp1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/lsetup.s (renamed from sim/testsuite/sim/bfin/lsetup.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m0boundary.s (renamed from sim/testsuite/sim/bfin/m0boundary.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m1.S (renamed from sim/testsuite/sim/bfin/m1.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m10.s (renamed from sim/testsuite/sim/bfin/m10.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m11.s (renamed from sim/testsuite/sim/bfin/m11.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m12.s (renamed from sim/testsuite/sim/bfin/m12.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m13.s (renamed from sim/testsuite/sim/bfin/m13.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m14.s (renamed from sim/testsuite/sim/bfin/m14.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m15.s (renamed from sim/testsuite/sim/bfin/m15.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m16.s (renamed from sim/testsuite/sim/bfin/m16.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m17.s (renamed from sim/testsuite/sim/bfin/m17.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m2.s (renamed from sim/testsuite/sim/bfin/m2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m3.s (renamed from sim/testsuite/sim/bfin/m3.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m4.s (renamed from sim/testsuite/sim/bfin/m4.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m5.s (renamed from sim/testsuite/sim/bfin/m5.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m6.s (renamed from sim/testsuite/sim/bfin/m6.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m7.s (renamed from sim/testsuite/sim/bfin/m7.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m8.s (renamed from sim/testsuite/sim/bfin/m8.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/m9.s (renamed from sim/testsuite/sim/bfin/m9.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/mac2halfreg.S (renamed from sim/testsuite/sim/bfin/mac2halfreg.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/math.s (renamed from sim/testsuite/sim/bfin/math.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/max_min_flags.s (renamed from sim/testsuite/sim/bfin/max_min_flags.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/mc_s2.s (renamed from sim/testsuite/sim/bfin/mc_s2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/mdma-32bit-1d-neg-count.c (renamed from sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/mdma-32bit-1d.c (renamed from sim/testsuite/sim/bfin/mdma-32bit-1d.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/mdma-8bit-1d-neg-count.c (renamed from sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/mdma-8bit-1d.c (renamed from sim/testsuite/sim/bfin/mdma-8bit-1d.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/mdma-skel.h (renamed from sim/testsuite/sim/bfin/mdma-skel.h) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/mem3.s (renamed from sim/testsuite/sim/bfin/mem3.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/mmr-exception.s (renamed from sim/testsuite/sim/bfin/mmr-exception.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/move.s (renamed from sim/testsuite/sim/bfin/move.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/msa_acp_5.10.S (renamed from sim/testsuite/sim/bfin/msa_acp_5.10.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/msa_acp_5.12_1.S (renamed from sim/testsuite/sim/bfin/msa_acp_5.12_1.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/msa_acp_5.12_2.S (renamed from sim/testsuite/sim/bfin/msa_acp_5.12_2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/msa_acp_5_10.s (renamed from sim/testsuite/sim/bfin/msa_acp_5_10.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/mult.s (renamed from sim/testsuite/sim/bfin/mult.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/neg-2.S (renamed from sim/testsuite/sim/bfin/neg-2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/neg-3.S (renamed from sim/testsuite/sim/bfin/neg-3.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/neg.S (renamed from sim/testsuite/sim/bfin/neg.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/nshift.s (renamed from sim/testsuite/sim/bfin/nshift.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/pr.s (renamed from sim/testsuite/sim/bfin/pr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/push-pop-multiple.s (renamed from sim/testsuite/sim/bfin/push-pop-multiple.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/push-pop.s (renamed from sim/testsuite/sim/bfin/push-pop.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/pushpopreg_1.s (renamed from sim/testsuite/sim/bfin/pushpopreg_1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/quadaddsub.s (renamed from sim/testsuite/sim/bfin/quadaddsub.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0001.s (renamed from sim/testsuite/sim/bfin/random_0001.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0002.S (renamed from sim/testsuite/sim/bfin/random_0002.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0003.S (renamed from sim/testsuite/sim/bfin/random_0003.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0004.S (renamed from sim/testsuite/sim/bfin/random_0004.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0005.S (renamed from sim/testsuite/sim/bfin/random_0005.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0006.S (renamed from sim/testsuite/sim/bfin/random_0006.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0007.S (renamed from sim/testsuite/sim/bfin/random_0007.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0008.S (renamed from sim/testsuite/sim/bfin/random_0008.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0009.S (renamed from sim/testsuite/sim/bfin/random_0009.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0010.S (renamed from sim/testsuite/sim/bfin/random_0010.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0011.S (renamed from sim/testsuite/sim/bfin/random_0011.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0012.S (renamed from sim/testsuite/sim/bfin/random_0012.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0013.S (renamed from sim/testsuite/sim/bfin/random_0013.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0014.S (renamed from sim/testsuite/sim/bfin/random_0014.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0015.S (renamed from sim/testsuite/sim/bfin/random_0015.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0016.S (renamed from sim/testsuite/sim/bfin/random_0016.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0017.S (renamed from sim/testsuite/sim/bfin/random_0017.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0018.S (renamed from sim/testsuite/sim/bfin/random_0018.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0019.S (renamed from sim/testsuite/sim/bfin/random_0019.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0020.S (renamed from sim/testsuite/sim/bfin/random_0020.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0021.S (renamed from sim/testsuite/sim/bfin/random_0021.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0022.S (renamed from sim/testsuite/sim/bfin/random_0022.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0023.S (renamed from sim/testsuite/sim/bfin/random_0023.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0024.S (renamed from sim/testsuite/sim/bfin/random_0024.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0025.S (renamed from sim/testsuite/sim/bfin/random_0025.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0026.S (renamed from sim/testsuite/sim/bfin/random_0026.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0027.S (renamed from sim/testsuite/sim/bfin/random_0027.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0028.S (renamed from sim/testsuite/sim/bfin/random_0028.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0029.S (renamed from sim/testsuite/sim/bfin/random_0029.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0030.S (renamed from sim/testsuite/sim/bfin/random_0030.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0031.S (renamed from sim/testsuite/sim/bfin/random_0031.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0032.S (renamed from sim/testsuite/sim/bfin/random_0032.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0033.S (renamed from sim/testsuite/sim/bfin/random_0033.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0034.S (renamed from sim/testsuite/sim/bfin/random_0034.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0035.S (renamed from sim/testsuite/sim/bfin/random_0035.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0036.S (renamed from sim/testsuite/sim/bfin/random_0036.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/random_0037.S (renamed from sim/testsuite/sim/bfin/random_0037.S) | 0 | ||||
-rwxr-xr-x | sim/testsuite/bfin/run-tests.sh (renamed from sim/testsuite/sim/bfin/run-tests.sh) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s0.s (renamed from sim/testsuite/sim/bfin/s0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s1.s (renamed from sim/testsuite/sim/bfin/s1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s10.s (renamed from sim/testsuite/sim/bfin/s10.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s11.s (renamed from sim/testsuite/sim/bfin/s11.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s12.s (renamed from sim/testsuite/sim/bfin/s12.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s13.s (renamed from sim/testsuite/sim/bfin/s13.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s14.s (renamed from sim/testsuite/sim/bfin/s14.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s15.s (renamed from sim/testsuite/sim/bfin/s15.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s16.s (renamed from sim/testsuite/sim/bfin/s16.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s17.s (renamed from sim/testsuite/sim/bfin/s17.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s18.s (renamed from sim/testsuite/sim/bfin/s18.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s19.s (renamed from sim/testsuite/sim/bfin/s19.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s2.s (renamed from sim/testsuite/sim/bfin/s2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s20.s (renamed from sim/testsuite/sim/bfin/s20.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s21.s (renamed from sim/testsuite/sim/bfin/s21.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s3.s (renamed from sim/testsuite/sim/bfin/s3.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s30.s (renamed from sim/testsuite/sim/bfin/s30.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s4.s (renamed from sim/testsuite/sim/bfin/s4.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s5.s (renamed from sim/testsuite/sim/bfin/s5.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s6.s (renamed from sim/testsuite/sim/bfin/s6.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s7.s (renamed from sim/testsuite/sim/bfin/s7.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s8.s (renamed from sim/testsuite/sim/bfin/s8.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/s9.s (renamed from sim/testsuite/sim/bfin/s9.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/saatest.s (renamed from sim/testsuite/sim/bfin/saatest.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_all16bitopcodes.S (renamed from sim/testsuite/sim/bfin/se_all16bitopcodes.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_all32bitopcodes.S (renamed from sim/testsuite/sim/bfin/se_all32bitopcodes.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_all32bitopcodes.lds (renamed from sim/testsuite/sim/bfin/se_all32bitopcodes.lds) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_all64bitg0opcodes.S (renamed from sim/testsuite/sim/bfin/se_all64bitg0opcodes.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_all64bitg1opcodes.S (renamed from sim/testsuite/sim/bfin/se_all64bitg1opcodes.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_all64bitg2opcodes.S (renamed from sim/testsuite/sim/bfin/se_all64bitg2opcodes.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_allopcodes.h (renamed from sim/testsuite/sim/bfin/se_allopcodes.h) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_brtarget_stall.S (renamed from sim/testsuite/sim/bfin/se_brtarget_stall.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_bug_ui.S (renamed from sim/testsuite/sim/bfin/se_bug_ui.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_bug_ui2.S (renamed from sim/testsuite/sim/bfin/se_bug_ui2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_bug_ui3.S (renamed from sim/testsuite/sim/bfin/se_bug_ui3.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_cc2stat_haz.S (renamed from sim/testsuite/sim/bfin/se_cc2stat_haz.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_cc_kill.S (renamed from sim/testsuite/sim/bfin/se_cc_kill.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_cof.S (renamed from sim/testsuite/sim/bfin/se_cof.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_event_quad.S (renamed from sim/testsuite/sim/bfin/se_event_quad.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_excpt_dagprotviol.S (renamed from sim/testsuite/sim/bfin/se_excpt_dagprotviol.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_excpt_ifprotviol.S (renamed from sim/testsuite/sim/bfin/se_excpt_ifprotviol.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_excpt_ssstep.S (renamed from sim/testsuite/sim/bfin/se_excpt_ssstep.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_illegalcombination.S (renamed from sim/testsuite/sim/bfin/se_illegalcombination.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_kill_wbbr.S (renamed from sim/testsuite/sim/bfin/se_kill_wbbr.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_kills2.S (renamed from sim/testsuite/sim/bfin/se_kills2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_disable.S (renamed from sim/testsuite/sim/bfin/se_loop_disable.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_kill.S (renamed from sim/testsuite/sim/bfin/se_loop_kill.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_kill_01.S (renamed from sim/testsuite/sim/bfin/se_loop_kill_01.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_kill_dcr.S (renamed from sim/testsuite/sim/bfin/se_loop_kill_dcr.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_kill_dcr_01.S (renamed from sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_lr.S (renamed from sim/testsuite/sim/bfin/se_loop_lr.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_mv2lb_stall.S (renamed from sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_mv2lc.S (renamed from sim/testsuite/sim/bfin/se_loop_mv2lc.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_mv2lc_stall.S (renamed from sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_mv2lt_stall.S (renamed from sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_nest_ppm.S (renamed from sim/testsuite/sim/bfin/se_loop_nest_ppm.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_nest_ppm_1.S (renamed from sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_nest_ppm_2.S (renamed from sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_ppm.S (renamed from sim/testsuite/sim/bfin/se_loop_ppm.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_ppm_1.S (renamed from sim/testsuite/sim/bfin/se_loop_ppm_1.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_loop_ppm_int.S (renamed from sim/testsuite/sim/bfin/se_loop_ppm_int.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_lsetup_kill.S (renamed from sim/testsuite/sim/bfin/se_lsetup_kill.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_misaligned_fetch.S (renamed from sim/testsuite/sim/bfin/se_misaligned_fetch.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_more_ret_haz.S (renamed from sim/testsuite/sim/bfin/se_more_ret_haz.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_mv2lp.S (renamed from sim/testsuite/sim/bfin/se_mv2lp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_oneins_zoff.S (renamed from sim/testsuite/sim/bfin/se_oneins_zoff.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_popkill.S (renamed from sim/testsuite/sim/bfin/se_popkill.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_regmv_usp_sysreg.S (renamed from sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_rets_hazard.s (renamed from sim/testsuite/sim/bfin/se_rets_hazard.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_rts_rti.S (renamed from sim/testsuite/sim/bfin/se_rts_rti.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_ssstep_dagprotviol.S (renamed from sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_ssync.S (renamed from sim/testsuite/sim/bfin/se_ssync.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_stall_if2.S (renamed from sim/testsuite/sim/bfin/se_stall_if2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_undefinedinstruction1.S (renamed from sim/testsuite/sim/bfin/se_undefinedinstruction1.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_undefinedinstruction2.S (renamed from sim/testsuite/sim/bfin/se_undefinedinstruction2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_undefinedinstruction3.S (renamed from sim/testsuite/sim/bfin/se_undefinedinstruction3.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_undefinedinstruction4.S (renamed from sim/testsuite/sim/bfin/se_undefinedinstruction4.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/se_usermode_protviol.S (renamed from sim/testsuite/sim/bfin/se_usermode_protviol.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/seqstat.s (renamed from sim/testsuite/sim/bfin/seqstat.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/sign.s (renamed from sim/testsuite/sim/bfin/sign.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/simple0.s (renamed from sim/testsuite/sim/bfin/simple0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/sri.s (renamed from sim/testsuite/sim/bfin/sri.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/stk.s (renamed from sim/testsuite/sim/bfin/stk.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/stk2.s (renamed from sim/testsuite/sim/bfin/stk2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/stk3.s (renamed from sim/testsuite/sim/bfin/stk3.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/stk4.s (renamed from sim/testsuite/sim/bfin/stk4.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/stk5.s (renamed from sim/testsuite/sim/bfin/stk5.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/stk6.s (renamed from sim/testsuite/sim/bfin/stk6.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/syscfg.s (renamed from sim/testsuite/sim/bfin/syscfg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/tar10622.s (renamed from sim/testsuite/sim/bfin/tar10622.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/test-dma.h (renamed from sim/testsuite/sim/bfin/test-dma.h) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/test.h (renamed from sim/testsuite/sim/bfin/test.h) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/testset.s (renamed from sim/testsuite/sim/bfin/testset.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/testset2.s (renamed from sim/testsuite/sim/bfin/testset2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/testutils.inc (renamed from sim/testsuite/sim/bfin/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/unlink.S (renamed from sim/testsuite/sim/bfin/unlink.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/up0.s (renamed from sim/testsuite/sim/bfin/up0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/usp.S (renamed from sim/testsuite/sim/bfin/usp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/vec-abs-2.S (renamed from sim/testsuite/sim/bfin/vec-abs-2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/vec-abs-3.S (renamed from sim/testsuite/sim/bfin/vec-abs-3.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/vec-abs.S (renamed from sim/testsuite/sim/bfin/vec-abs.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/vec-neg-2.S (renamed from sim/testsuite/sim/bfin/vec-neg-2.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/vec-neg-3.S (renamed from sim/testsuite/sim/bfin/vec-neg-3.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/vec-neg.S (renamed from sim/testsuite/sim/bfin/vec-neg.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/vecadd.s (renamed from sim/testsuite/sim/bfin/vecadd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/vit_max.s (renamed from sim/testsuite/sim/bfin/vit_max.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/vit_max2.s (renamed from sim/testsuite/sim/bfin/vit_max2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/viterbi2.s (renamed from sim/testsuite/sim/bfin/viterbi2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/wtf.s (renamed from sim/testsuite/sim/bfin/wtf.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/x1.s (renamed from sim/testsuite/sim/bfin/x1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/zcall.s (renamed from sim/testsuite/sim/bfin/zcall.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bfin/zeroflagrnd.s (renamed from sim/testsuite/sim/bfin/zeroflagrnd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/ChangeLog (renamed from sim/testsuite/sim/bpf/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/allinsn.exp (renamed from sim/testsuite/sim/bpf/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/alu.s (renamed from sim/testsuite/sim/bpf/alu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/alu32.s (renamed from sim/testsuite/sim/bpf/alu32.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/endbe.s (renamed from sim/testsuite/sim/bpf/endbe.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/endle.s (renamed from sim/testsuite/sim/bpf/endle.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/jmp.s (renamed from sim/testsuite/sim/bpf/jmp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/jmp32.s (renamed from sim/testsuite/sim/bpf/jmp32.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/ldabs.s (renamed from sim/testsuite/sim/bpf/ldabs.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/mem.s (renamed from sim/testsuite/sim/bpf/mem.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/mov.s (renamed from sim/testsuite/sim/bpf/mov.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/testutils.inc (renamed from sim/testsuite/sim/bpf/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/bpf/xadd.s (renamed from sim/testsuite/sim/bpf/xadd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/ChangeLog (renamed from sim/testsuite/sim/cr16/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/addb.cgs (renamed from sim/testsuite/sim/cr16/addb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/addd.cgs (renamed from sim/testsuite/sim/cr16/addd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/addi.cgs (renamed from sim/testsuite/sim/cr16/addi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/addw.cgs (renamed from sim/testsuite/sim/cr16/addw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/allinsn.exp (renamed from sim/testsuite/sim/cr16/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/andb.cgs (renamed from sim/testsuite/sim/cr16/andb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/andd.cgs (renamed from sim/testsuite/sim/cr16/andd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/andw.cgs (renamed from sim/testsuite/sim/cr16/andw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/ashub.cgs (renamed from sim/testsuite/sim/cr16/ashub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/ashub_i.cgs (renamed from sim/testsuite/sim/cr16/ashub_i.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/ashud.cgs (renamed from sim/testsuite/sim/cr16/ashud.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/ashud_i.cgs (renamed from sim/testsuite/sim/cr16/ashud_i.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/ashuw.cgs (renamed from sim/testsuite/sim/cr16/ashuw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/ashuw_i.cgs (renamed from sim/testsuite/sim/cr16/ashuw_i.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bal1_24.cgs (renamed from sim/testsuite/sim/cr16/bal1_24.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bal2_24.cgs (renamed from sim/testsuite/sim/cr16/bal2_24.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bcc.cgs (renamed from sim/testsuite/sim/cr16/bcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bcs.cgs (renamed from sim/testsuite/sim/cr16/bcs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/beq.cgs (renamed from sim/testsuite/sim/cr16/beq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/beq0b.cgs (renamed from sim/testsuite/sim/cr16/beq0b.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/beq0w.cgs (renamed from sim/testsuite/sim/cr16/beq0w.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bge.cgs (renamed from sim/testsuite/sim/cr16/bge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bgt.cgs (renamed from sim/testsuite/sim/cr16/bgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bhi.cgs (renamed from sim/testsuite/sim/cr16/bhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bhs.cgs (renamed from sim/testsuite/sim/cr16/bhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bht.cgs (renamed from sim/testsuite/sim/cr16/bht.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/blo.cgs (renamed from sim/testsuite/sim/cr16/blo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bls.cgs (renamed from sim/testsuite/sim/cr16/bls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/blt.cgs (renamed from sim/testsuite/sim/cr16/blt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bne.cgs (renamed from sim/testsuite/sim/cr16/bne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bne0b.cgs (renamed from sim/testsuite/sim/cr16/bne0b.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/bne0w.cgs (renamed from sim/testsuite/sim/cr16/bne0w.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/br.cgs (renamed from sim/testsuite/sim/cr16/br.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/cbitb.cgs (renamed from sim/testsuite/sim/cr16/cbitb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/cbitw.cgs (renamed from sim/testsuite/sim/cr16/cbitw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/cmpb.cgs (renamed from sim/testsuite/sim/cr16/cmpb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/cmpb_i.cgs (renamed from sim/testsuite/sim/cr16/cmpb_i.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/cmpd.cgs (renamed from sim/testsuite/sim/cr16/cmpd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/cmpd_i.cgs (renamed from sim/testsuite/sim/cr16/cmpd_i.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/cmpi.cgs (renamed from sim/testsuite/sim/cr16/cmpi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/cmpw.cgs (renamed from sim/testsuite/sim/cr16/cmpw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/cmpw_i.cgs (renamed from sim/testsuite/sim/cr16/cmpw_i.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/excp.cgs (renamed from sim/testsuite/sim/cr16/excp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/hello.ms (renamed from sim/testsuite/sim/cr16/hello.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/hw-trap.ms (renamed from sim/testsuite/sim/cr16/hw-trap.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jal.cgs (renamed from sim/testsuite/sim/cr16/jal.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jcc.cgs (renamed from sim/testsuite/sim/cr16/jcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jcs.cgs (renamed from sim/testsuite/sim/cr16/jcs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jeq.cgs (renamed from sim/testsuite/sim/cr16/jeq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jfc.cgs (renamed from sim/testsuite/sim/cr16/jfc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jfs.cgs (renamed from sim/testsuite/sim/cr16/jfs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jge.cgs (renamed from sim/testsuite/sim/cr16/jge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jgt.cgs (renamed from sim/testsuite/sim/cr16/jgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jhi.cgs (renamed from sim/testsuite/sim/cr16/jhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jhs.cgs (renamed from sim/testsuite/sim/cr16/jhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jlo.cgs (renamed from sim/testsuite/sim/cr16/jlo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jls.cgs (renamed from sim/testsuite/sim/cr16/jls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jlt.cgs (renamed from sim/testsuite/sim/cr16/jlt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jne.cgs (renamed from sim/testsuite/sim/cr16/jne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/jump.cgs (renamed from sim/testsuite/sim/cr16/jump.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/loadb.cgs (renamed from sim/testsuite/sim/cr16/loadb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/loadd.cgs (renamed from sim/testsuite/sim/cr16/loadd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/loadm.cgs (renamed from sim/testsuite/sim/cr16/loadm.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/loadmp.cgs (renamed from sim/testsuite/sim/cr16/loadmp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/loadw.cgs (renamed from sim/testsuite/sim/cr16/loadw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/lpr-spr.cgs (renamed from sim/testsuite/sim/cr16/lpr-spr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/lprd-sprd.cgs (renamed from sim/testsuite/sim/cr16/lprd-sprd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/lshb.cgs (renamed from sim/testsuite/sim/cr16/lshb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/lshb_i.cgs (renamed from sim/testsuite/sim/cr16/lshb_i.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/lshd.cgs (renamed from sim/testsuite/sim/cr16/lshd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/lshd_i.cgs (renamed from sim/testsuite/sim/cr16/lshd_i.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/lshw.cgs (renamed from sim/testsuite/sim/cr16/lshw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/lshw_i.cgs (renamed from sim/testsuite/sim/cr16/lshw_i.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/macqw.cgs (renamed from sim/testsuite/sim/cr16/macqw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/macsw.cgs (renamed from sim/testsuite/sim/cr16/macsw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/macuw.cgs (renamed from sim/testsuite/sim/cr16/macuw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/misc.exp (renamed from sim/testsuite/sim/cr16/misc.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/movb.cgs (renamed from sim/testsuite/sim/cr16/movb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/movd.cgs (renamed from sim/testsuite/sim/cr16/movd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/movw.cgs (renamed from sim/testsuite/sim/cr16/movw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/movxb.cgs (renamed from sim/testsuite/sim/cr16/movxb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/movxw.cgs (renamed from sim/testsuite/sim/cr16/movxw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/movzb.cgs (renamed from sim/testsuite/sim/cr16/movzb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/movzw.cgs (renamed from sim/testsuite/sim/cr16/movzw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/mulb.cgs (renamed from sim/testsuite/sim/cr16/mulb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/mulsb.cgs (renamed from sim/testsuite/sim/cr16/mulsb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/mulsw.cgs (renamed from sim/testsuite/sim/cr16/mulsw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/muluw.cgs (renamed from sim/testsuite/sim/cr16/muluw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/mulw.cgs (renamed from sim/testsuite/sim/cr16/mulw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/nop.cgs (renamed from sim/testsuite/sim/cr16/nop.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/orb.cgs (renamed from sim/testsuite/sim/cr16/orb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/ord.cgs (renamed from sim/testsuite/sim/cr16/ord.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/orw.cgs (renamed from sim/testsuite/sim/cr16/orw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/pop1.cgs (renamed from sim/testsuite/sim/cr16/pop1.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/pop2.cgs (renamed from sim/testsuite/sim/cr16/pop2.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/pop3.cgs (renamed from sim/testsuite/sim/cr16/pop3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/popret1.cgs (renamed from sim/testsuite/sim/cr16/popret1.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/popret2.cgs (renamed from sim/testsuite/sim/cr16/popret2.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/popret3.cgs (renamed from sim/testsuite/sim/cr16/popret3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/push1.cgs (renamed from sim/testsuite/sim/cr16/push1.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/push2.cgs (renamed from sim/testsuite/sim/cr16/push2.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/push3.cgs (renamed from sim/testsuite/sim/cr16/push3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/sbitb.cgs (renamed from sim/testsuite/sim/cr16/sbitb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/sbitw.cgs (renamed from sim/testsuite/sim/cr16/sbitw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/scc.cgs (renamed from sim/testsuite/sim/cr16/scc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/scs.cgs (renamed from sim/testsuite/sim/cr16/scs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/seq.cgs (renamed from sim/testsuite/sim/cr16/seq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/sfc.cgs (renamed from sim/testsuite/sim/cr16/sfc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/sfs.cgs (renamed from sim/testsuite/sim/cr16/sfs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/sge.cgs (renamed from sim/testsuite/sim/cr16/sge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/sgt.cgs (renamed from sim/testsuite/sim/cr16/sgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/shi.cgs (renamed from sim/testsuite/sim/cr16/shi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/shs.cgs (renamed from sim/testsuite/sim/cr16/shs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/slo.cgs (renamed from sim/testsuite/sim/cr16/slo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/sls.cgs (renamed from sim/testsuite/sim/cr16/sls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/slt.cgs (renamed from sim/testsuite/sim/cr16/slt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/sne.cgs (renamed from sim/testsuite/sim/cr16/sne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/storb.cgs (renamed from sim/testsuite/sim/cr16/storb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/stord.cgs (renamed from sim/testsuite/sim/cr16/stord.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/storw.cgs (renamed from sim/testsuite/sim/cr16/storw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/subb.cgs (renamed from sim/testsuite/sim/cr16/subb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/subd.cgs (renamed from sim/testsuite/sim/cr16/subd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/subi.cgs (renamed from sim/testsuite/sim/cr16/subi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/subw.cgs (renamed from sim/testsuite/sim/cr16/subw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/tbit.cgs (renamed from sim/testsuite/sim/cr16/tbit.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/tbitb.cgs (renamed from sim/testsuite/sim/cr16/tbitb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/tbitw.cgs (renamed from sim/testsuite/sim/cr16/tbitw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/testutils.inc (renamed from sim/testsuite/sim/cr16/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/uread16.ms (renamed from sim/testsuite/sim/cr16/uread16.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/uread32.ms (renamed from sim/testsuite/sim/cr16/uread32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/xorb.cgs (renamed from sim/testsuite/sim/cr16/xorb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/xord.cgs (renamed from sim/testsuite/sim/cr16/xord.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cr16/xorw.cgs (renamed from sim/testsuite/sim/cr16/xorw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/ChangeLog (renamed from sim/testsuite/sim/cris/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/abs.ms (renamed from sim/testsuite/sim/cris/asm/abs.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addc.ms (renamed from sim/testsuite/sim/cris/asm/addc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addcpc.ms (renamed from sim/testsuite/sim/cris/asm/addcpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addcv32c.ms (renamed from sim/testsuite/sim/cris/asm/addcv32c.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addcv32m.ms (renamed from sim/testsuite/sim/cris/asm/addcv32m.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addcv32r.ms (renamed from sim/testsuite/sim/cris/asm/addcv32r.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addi.ms (renamed from sim/testsuite/sim/cris/asm/addi.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addiv32.ms (renamed from sim/testsuite/sim/cris/asm/addiv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addm.ms (renamed from sim/testsuite/sim/cris/asm/addm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addoc.ms (renamed from sim/testsuite/sim/cris/asm/addoc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addom.ms (renamed from sim/testsuite/sim/cris/asm/addom.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addoq.ms (renamed from sim/testsuite/sim/cris/asm/addoq.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addq.ms (renamed from sim/testsuite/sim/cris/asm/addq.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addqpc.ms (renamed from sim/testsuite/sim/cris/asm/addqpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addr.ms (renamed from sim/testsuite/sim/cris/asm/addr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addswpc.ms (renamed from sim/testsuite/sim/cris/asm/addswpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addxc.ms (renamed from sim/testsuite/sim/cris/asm/addxc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addxm.ms (renamed from sim/testsuite/sim/cris/asm/addxm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/addxr.ms (renamed from sim/testsuite/sim/cris/asm/addxr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/andc.ms (renamed from sim/testsuite/sim/cris/asm/andc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/andm.ms (renamed from sim/testsuite/sim/cris/asm/andm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/andq.ms (renamed from sim/testsuite/sim/cris/asm/andq.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/andr.ms (renamed from sim/testsuite/sim/cris/asm/andr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/asm.exp (renamed from sim/testsuite/sim/cris/asm/asm.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/asr.ms (renamed from sim/testsuite/sim/cris/asm/asr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/ba.ms (renamed from sim/testsuite/sim/cris/asm/ba.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/badarch1.ms (renamed from sim/testsuite/sim/cris/asm/badarch1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/bare1.ms (renamed from sim/testsuite/sim/cris/asm/bare1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/bare2.ms (renamed from sim/testsuite/sim/cris/asm/bare2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/bare3.ms (renamed from sim/testsuite/sim/cris/asm/bare3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/bas.ms (renamed from sim/testsuite/sim/cris/asm/bas.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/bccb.ms (renamed from sim/testsuite/sim/cris/asm/bccb.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/bdapc.ms (renamed from sim/testsuite/sim/cris/asm/bdapc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/bdapm.ms (renamed from sim/testsuite/sim/cris/asm/bdapm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/bdapq.ms (renamed from sim/testsuite/sim/cris/asm/bdapq.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/bdapqpc.ms (renamed from sim/testsuite/sim/cris/asm/bdapqpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/biap.ms (renamed from sim/testsuite/sim/cris/asm/biap.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/boundc.ms (renamed from sim/testsuite/sim/cris/asm/boundc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/boundm.ms (renamed from sim/testsuite/sim/cris/asm/boundm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/boundmv32.ms (renamed from sim/testsuite/sim/cris/asm/boundmv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/boundr.ms (renamed from sim/testsuite/sim/cris/asm/boundr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/break.ms (renamed from sim/testsuite/sim/cris/asm/break.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/btst.ms (renamed from sim/testsuite/sim/cris/asm/btst.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/ccr-v10.ms (renamed from sim/testsuite/sim/cris/asm/ccr-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/ccs-v32.ms (renamed from sim/testsuite/sim/cris/asm/ccs-v32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/clearfv10.ms (renamed from sim/testsuite/sim/cris/asm/clearfv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/clearfv32.ms (renamed from sim/testsuite/sim/cris/asm/clearfv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/clrjmp1.ms (renamed from sim/testsuite/sim/cris/asm/clrjmp1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/cmpc.ms (renamed from sim/testsuite/sim/cris/asm/cmpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/cmpm.ms (renamed from sim/testsuite/sim/cris/asm/cmpm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/cmpq.ms (renamed from sim/testsuite/sim/cris/asm/cmpq.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/cmpr.ms (renamed from sim/testsuite/sim/cris/asm/cmpr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/cmpxc.ms (renamed from sim/testsuite/sim/cris/asm/cmpxc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/cmpxm.ms (renamed from sim/testsuite/sim/cris/asm/cmpxm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/dflags.ms (renamed from sim/testsuite/sim/cris/asm/dflags.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/dip.ms (renamed from sim/testsuite/sim/cris/asm/dip.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/dstep.ms (renamed from sim/testsuite/sim/cris/asm/dstep.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/fidxd.ms (renamed from sim/testsuite/sim/cris/asm/fidxd.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/fidxi.ms (renamed from sim/testsuite/sim/cris/asm/fidxi.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/ftagd.ms (renamed from sim/testsuite/sim/cris/asm/ftagd.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/ftagi.ms (renamed from sim/testsuite/sim/cris/asm/ftagi.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/halt.ms (renamed from sim/testsuite/sim/cris/asm/halt.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/io1.ms (renamed from sim/testsuite/sim/cris/asm/io1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/io2.ms (renamed from sim/testsuite/sim/cris/asm/io2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/io3.ms (renamed from sim/testsuite/sim/cris/asm/io3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/io4.ms (renamed from sim/testsuite/sim/cris/asm/io4.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/io5.ms (renamed from sim/testsuite/sim/cris/asm/io5.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/io6.ms (renamed from sim/testsuite/sim/cris/asm/io6.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/io7.ms (renamed from sim/testsuite/sim/cris/asm/io7.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/io8.ms (renamed from sim/testsuite/sim/cris/asm/io8.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/io9.ms (renamed from sim/testsuite/sim/cris/asm/io9.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/jsr.ms (renamed from sim/testsuite/sim/cris/asm/jsr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/jsrmv10.ms (renamed from sim/testsuite/sim/cris/asm/jsrmv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/jumpmp.ms (renamed from sim/testsuite/sim/cris/asm/jumpmp.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/jumppv32.ms (renamed from sim/testsuite/sim/cris/asm/jumppv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/lapc.ms (renamed from sim/testsuite/sim/cris/asm/lapc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/lsl.ms (renamed from sim/testsuite/sim/cris/asm/lsl.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/lsr.ms (renamed from sim/testsuite/sim/cris/asm/lsr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/lz.ms (renamed from sim/testsuite/sim/cris/asm/lz.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/mcp.ms (renamed from sim/testsuite/sim/cris/asm/mcp.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movdelsr1.ms (renamed from sim/testsuite/sim/cris/asm/movdelsr1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movecpc.ms (renamed from sim/testsuite/sim/cris/asm/movecpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movecr.ms (renamed from sim/testsuite/sim/cris/asm/movecr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movecrt10.ms (renamed from sim/testsuite/sim/cris/asm/movecrt10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movecrt32.ms (renamed from sim/testsuite/sim/cris/asm/movecrt32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movect10.ms (renamed from sim/testsuite/sim/cris/asm/movect10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movei.ms (renamed from sim/testsuite/sim/cris/asm/movei.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movempc.ms (renamed from sim/testsuite/sim/cris/asm/movempc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movemr.ms (renamed from sim/testsuite/sim/cris/asm/movemr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movemrv10.ms (renamed from sim/testsuite/sim/cris/asm/movemrv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movemrv32.ms (renamed from sim/testsuite/sim/cris/asm/movemrv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movepcb.ms (renamed from sim/testsuite/sim/cris/asm/movepcb.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movepcd.ms (renamed from sim/testsuite/sim/cris/asm/movepcd.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movepcw.ms (renamed from sim/testsuite/sim/cris/asm/movepcw.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/moveq.ms (renamed from sim/testsuite/sim/cris/asm/moveq.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/moveqpc.ms (renamed from sim/testsuite/sim/cris/asm/moveqpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/mover.ms (renamed from sim/testsuite/sim/cris/asm/mover.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/moverbpc.ms (renamed from sim/testsuite/sim/cris/asm/moverbpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/moverdpc.ms (renamed from sim/testsuite/sim/cris/asm/moverdpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/moverm.ms (renamed from sim/testsuite/sim/cris/asm/moverm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/moverpcb.ms (renamed from sim/testsuite/sim/cris/asm/moverpcb.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/moverpcd.ms (renamed from sim/testsuite/sim/cris/asm/moverpcd.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/moverpcw.ms (renamed from sim/testsuite/sim/cris/asm/moverpcw.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/moverwpc.ms (renamed from sim/testsuite/sim/cris/asm/moverwpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movesmp.ms (renamed from sim/testsuite/sim/cris/asm/movesmp.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movmp.ms (renamed from sim/testsuite/sim/cris/asm/movmp.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movmp8.ms (renamed from sim/testsuite/sim/cris/asm/movmp8.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movpmv10.ms (renamed from sim/testsuite/sim/cris/asm/movpmv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movpmv32.ms (renamed from sim/testsuite/sim/cris/asm/movpmv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movppc.ms (renamed from sim/testsuite/sim/cris/asm/movppc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movpr.ms (renamed from sim/testsuite/sim/cris/asm/movpr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movprv10.ms (renamed from sim/testsuite/sim/cris/asm/movprv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movprv32.ms (renamed from sim/testsuite/sim/cris/asm/movprv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movrss.ms (renamed from sim/testsuite/sim/cris/asm/movrss.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movscpc.ms (renamed from sim/testsuite/sim/cris/asm/movscpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movscr.ms (renamed from sim/testsuite/sim/cris/asm/movscr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movsm.ms (renamed from sim/testsuite/sim/cris/asm/movsm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movsmpc.ms (renamed from sim/testsuite/sim/cris/asm/movsmpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movsr.ms (renamed from sim/testsuite/sim/cris/asm/movsr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movsrpc.ms (renamed from sim/testsuite/sim/cris/asm/movsrpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movssr.ms (renamed from sim/testsuite/sim/cris/asm/movssr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movucpc.ms (renamed from sim/testsuite/sim/cris/asm/movucpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movucr.ms (renamed from sim/testsuite/sim/cris/asm/movucr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movum.ms (renamed from sim/testsuite/sim/cris/asm/movum.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movumpc.ms (renamed from sim/testsuite/sim/cris/asm/movumpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movur.ms (renamed from sim/testsuite/sim/cris/asm/movur.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/movurpc.ms (renamed from sim/testsuite/sim/cris/asm/movurpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/mstep.ms (renamed from sim/testsuite/sim/cris/asm/mstep.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/msteppc1.ms (renamed from sim/testsuite/sim/cris/asm/msteppc1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/msteppc2.ms (renamed from sim/testsuite/sim/cris/asm/msteppc2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/msteppc3.ms (renamed from sim/testsuite/sim/cris/asm/msteppc3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/mulv10.ms (renamed from sim/testsuite/sim/cris/asm/mulv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/mulv32.ms (renamed from sim/testsuite/sim/cris/asm/mulv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/mulx.ms (renamed from sim/testsuite/sim/cris/asm/mulx.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/neg.ms (renamed from sim/testsuite/sim/cris/asm/neg.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/nonvcv32.ms (renamed from sim/testsuite/sim/cris/asm/nonvcv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/nopv10t.ms (renamed from sim/testsuite/sim/cris/asm/nopv10t.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/nopv32t.ms (renamed from sim/testsuite/sim/cris/asm/nopv32t.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/nopv32t2.ms (renamed from sim/testsuite/sim/cris/asm/nopv32t2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/nopv32t3.ms (renamed from sim/testsuite/sim/cris/asm/nopv32t3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/nopv32t4.ms (renamed from sim/testsuite/sim/cris/asm/nopv32t4.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/not.ms (renamed from sim/testsuite/sim/cris/asm/not.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/op3.ms (renamed from sim/testsuite/sim/cris/asm/op3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/opterr1.ms (renamed from sim/testsuite/sim/cris/asm/opterr1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/opterr2.ms (renamed from sim/testsuite/sim/cris/asm/opterr2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/opterr3.ms (renamed from sim/testsuite/sim/cris/asm/opterr3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/opterr4.ms (renamed from sim/testsuite/sim/cris/asm/opterr4.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/opterr5.ms (renamed from sim/testsuite/sim/cris/asm/opterr5.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/option1.ms (renamed from sim/testsuite/sim/cris/asm/option1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/option2.ms (renamed from sim/testsuite/sim/cris/asm/option2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/option3.ms (renamed from sim/testsuite/sim/cris/asm/option3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/option4.ms (renamed from sim/testsuite/sim/cris/asm/option4.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/orc.ms (renamed from sim/testsuite/sim/cris/asm/orc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/orm.ms (renamed from sim/testsuite/sim/cris/asm/orm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/orq.ms (renamed from sim/testsuite/sim/cris/asm/orq.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/orr.ms (renamed from sim/testsuite/sim/cris/asm/orr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/pcplus.ms (renamed from sim/testsuite/sim/cris/asm/pcplus.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/pid1.ms (renamed from sim/testsuite/sim/cris/asm/pid1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw1.ms (renamed from sim/testsuite/sim/cris/asm/raw1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw10.ms (renamed from sim/testsuite/sim/cris/asm/raw10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw11.ms (renamed from sim/testsuite/sim/cris/asm/raw11.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw12.ms (renamed from sim/testsuite/sim/cris/asm/raw12.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw13.ms (renamed from sim/testsuite/sim/cris/asm/raw13.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw14.ms (renamed from sim/testsuite/sim/cris/asm/raw14.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw15.ms (renamed from sim/testsuite/sim/cris/asm/raw15.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw16.ms (renamed from sim/testsuite/sim/cris/asm/raw16.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw17.ms (renamed from sim/testsuite/sim/cris/asm/raw17.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw2.ms (renamed from sim/testsuite/sim/cris/asm/raw2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw3.ms (renamed from sim/testsuite/sim/cris/asm/raw3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw4.ms (renamed from sim/testsuite/sim/cris/asm/raw4.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw5.ms (renamed from sim/testsuite/sim/cris/asm/raw5.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw6.ms (renamed from sim/testsuite/sim/cris/asm/raw6.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw7.ms (renamed from sim/testsuite/sim/cris/asm/raw7.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw8.ms (renamed from sim/testsuite/sim/cris/asm/raw8.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/raw9.ms (renamed from sim/testsuite/sim/cris/asm/raw9.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/ret.ms (renamed from sim/testsuite/sim/cris/asm/ret.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/rfe.ms (renamed from sim/testsuite/sim/cris/asm/rfe.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/rfg.ms (renamed from sim/testsuite/sim/cris/asm/rfg.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/rfn.ms (renamed from sim/testsuite/sim/cris/asm/rfn.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/sbfs.ms (renamed from sim/testsuite/sim/cris/asm/sbfs.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/scc.ms (renamed from sim/testsuite/sim/cris/asm/scc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/sfe.ms (renamed from sim/testsuite/sim/cris/asm/sfe.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/subc.ms (renamed from sim/testsuite/sim/cris/asm/subc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/subm.ms (renamed from sim/testsuite/sim/cris/asm/subm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/subq.ms (renamed from sim/testsuite/sim/cris/asm/subq.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/subqpc.ms (renamed from sim/testsuite/sim/cris/asm/subqpc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/subr.ms (renamed from sim/testsuite/sim/cris/asm/subr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/subxc.ms (renamed from sim/testsuite/sim/cris/asm/subxc.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/subxm.ms (renamed from sim/testsuite/sim/cris/asm/subxm.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/subxr.ms (renamed from sim/testsuite/sim/cris/asm/subxr.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/swap.ms (renamed from sim/testsuite/sim/cris/asm/swap.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tb.ms (renamed from sim/testsuite/sim/cris/asm/tb.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/test.ms (renamed from sim/testsuite/sim/cris/asm/test.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/testutils.inc (renamed from sim/testsuite/sim/cris/asm/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tjmpsrv32-2.ms (renamed from sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tjmpsrv32.ms (renamed from sim/testsuite/sim/cris/asm/tjmpsrv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tjsrcv10.ms (renamed from sim/testsuite/sim/cris/asm/tjsrcv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tjsrcv32.ms (renamed from sim/testsuite/sim/cris/asm/tjsrcv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tmemv10.ms (renamed from sim/testsuite/sim/cris/asm/tmemv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tmemv32.ms (renamed from sim/testsuite/sim/cris/asm/tmemv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tmulv10.ms (renamed from sim/testsuite/sim/cris/asm/tmulv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tmulv32.ms (renamed from sim/testsuite/sim/cris/asm/tmulv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tmvm1.ms (renamed from sim/testsuite/sim/cris/asm/tmvm1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tmvm2.ms (renamed from sim/testsuite/sim/cris/asm/tmvm2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tmvmrv10.ms (renamed from sim/testsuite/sim/cris/asm/tmvmrv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tmvmrv32.ms (renamed from sim/testsuite/sim/cris/asm/tmvmrv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tmvrmv10.ms (renamed from sim/testsuite/sim/cris/asm/tmvrmv10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/tmvrmv32.ms (renamed from sim/testsuite/sim/cris/asm/tmvrmv32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/user.ms (renamed from sim/testsuite/sim/cris/asm/user.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x0-v10.ms (renamed from sim/testsuite/sim/cris/asm/x0-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x0-v32.ms (renamed from sim/testsuite/sim/cris/asm/x0-v32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x1-v10.ms (renamed from sim/testsuite/sim/cris/asm/x1-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x1-v32.ms (renamed from sim/testsuite/sim/cris/asm/x1-v32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x10-v10.ms (renamed from sim/testsuite/sim/cris/asm/x10-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x2-v10.ms (renamed from sim/testsuite/sim/cris/asm/x2-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x2-v32.ms (renamed from sim/testsuite/sim/cris/asm/x2-v32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x3-v10.ms (renamed from sim/testsuite/sim/cris/asm/x3-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x3-v32.ms (renamed from sim/testsuite/sim/cris/asm/x3-v32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x4-v32.ms (renamed from sim/testsuite/sim/cris/asm/x4-v32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x5-v10.ms (renamed from sim/testsuite/sim/cris/asm/x5-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x5-v32.ms (renamed from sim/testsuite/sim/cris/asm/x5-v32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x6-v10.ms (renamed from sim/testsuite/sim/cris/asm/x6-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x6-v32.ms (renamed from sim/testsuite/sim/cris/asm/x6-v32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x7-v10.ms (renamed from sim/testsuite/sim/cris/asm/x7-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x7-v32.ms (renamed from sim/testsuite/sim/cris/asm/x7-v32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x8-v10.ms (renamed from sim/testsuite/sim/cris/asm/x8-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/x9-v10.ms (renamed from sim/testsuite/sim/cris/asm/x9-v10.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/asm/xor.ms (renamed from sim/testsuite/sim/cris/asm/xor.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/access1.c (renamed from sim/testsuite/sim/cris/c/access1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/append1.c (renamed from sim/testsuite/sim/cris/c/append1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/badldso1.c (renamed from sim/testsuite/sim/cris/c/badldso1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/badldso2.c (renamed from sim/testsuite/sim/cris/c/badldso2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/badldso3.c (renamed from sim/testsuite/sim/cris/c/badldso3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/c.exp (renamed from sim/testsuite/sim/cris/c/c.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/clone1.c (renamed from sim/testsuite/sim/cris/c/clone1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/clone2.c (renamed from sim/testsuite/sim/cris/c/clone2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/clone3.c (renamed from sim/testsuite/sim/cris/c/clone3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/clone4.c (renamed from sim/testsuite/sim/cris/c/clone4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/clone5.c (renamed from sim/testsuite/sim/cris/c/clone5.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/clone6.c (renamed from sim/testsuite/sim/cris/c/clone6.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/ex1.c (renamed from sim/testsuite/sim/cris/c/ex1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/exitg1.c (renamed from sim/testsuite/sim/cris/c/exitg1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/exitg2.c (renamed from sim/testsuite/sim/cris/c/exitg2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/fcntl1.c (renamed from sim/testsuite/sim/cris/c/fcntl1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/fcntl2.c (renamed from sim/testsuite/sim/cris/c/fcntl2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/fdopen1.c (renamed from sim/testsuite/sim/cris/c/fdopen1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/fdopen2.c (renamed from sim/testsuite/sim/cris/c/fdopen2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/freopen1.c (renamed from sim/testsuite/sim/cris/c/freopen1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/freopen2.c (renamed from sim/testsuite/sim/cris/c/freopen2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/ftruncate1.c (renamed from sim/testsuite/sim/cris/c/ftruncate1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/ftruncate2.c (renamed from sim/testsuite/sim/cris/c/ftruncate2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/getcwd1.c (renamed from sim/testsuite/sim/cris/c/getcwd1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/gettod.c (renamed from sim/testsuite/sim/cris/c/gettod.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/hello.c (renamed from sim/testsuite/sim/cris/c/hello.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/helloaout.c (renamed from sim/testsuite/sim/cris/c/helloaout.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/hellodyn.c (renamed from sim/testsuite/sim/cris/c/hellodyn.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/hellodyn2.c (renamed from sim/testsuite/sim/cris/c/hellodyn2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/hellodyn3.c (renamed from sim/testsuite/sim/cris/c/hellodyn3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/kill1.c (renamed from sim/testsuite/sim/cris/c/kill1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/kill2.c (renamed from sim/testsuite/sim/cris/c/kill2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/kill3.c (renamed from sim/testsuite/sim/cris/c/kill3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mapbrk.c (renamed from sim/testsuite/sim/cris/c/mapbrk.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mmap1.c (renamed from sim/testsuite/sim/cris/c/mmap1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mmap2.c (renamed from sim/testsuite/sim/cris/c/mmap2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mmap3.c (renamed from sim/testsuite/sim/cris/c/mmap3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mmap4.c (renamed from sim/testsuite/sim/cris/c/mmap4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mmap5.c (renamed from sim/testsuite/sim/cris/c/mmap5.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mmap6.c (renamed from sim/testsuite/sim/cris/c/mmap6.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mmap7.c (renamed from sim/testsuite/sim/cris/c/mmap7.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mmap8.c (renamed from sim/testsuite/sim/cris/c/mmap8.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mprotect1.c (renamed from sim/testsuite/sim/cris/c/mprotect1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mprotect2.c (renamed from sim/testsuite/sim/cris/c/mprotect2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/mremap.c (renamed from sim/testsuite/sim/cris/c/mremap.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/openpf1.c (renamed from sim/testsuite/sim/cris/c/openpf1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/openpf2.c (renamed from sim/testsuite/sim/cris/c/openpf2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/openpf3.c (renamed from sim/testsuite/sim/cris/c/openpf3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/openpf4.c (renamed from sim/testsuite/sim/cris/c/openpf4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/openpf5.c (renamed from sim/testsuite/sim/cris/c/openpf5.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/pipe1.c (renamed from sim/testsuite/sim/cris/c/pipe1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/pipe2.c (renamed from sim/testsuite/sim/cris/c/pipe2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/pipe3.c (renamed from sim/testsuite/sim/cris/c/pipe3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/pipe4.c (renamed from sim/testsuite/sim/cris/c/pipe4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/pipe5.c (renamed from sim/testsuite/sim/cris/c/pipe5.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/pipe6.c (renamed from sim/testsuite/sim/cris/c/pipe6.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/pipe7.c (renamed from sim/testsuite/sim/cris/c/pipe7.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink1.c (renamed from sim/testsuite/sim/cris/c/readlink1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink10.c (renamed from sim/testsuite/sim/cris/c/readlink10.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink11.c (renamed from sim/testsuite/sim/cris/c/readlink11.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink2.c (renamed from sim/testsuite/sim/cris/c/readlink2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink3.c (renamed from sim/testsuite/sim/cris/c/readlink3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink4.c (renamed from sim/testsuite/sim/cris/c/readlink4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink5.c (renamed from sim/testsuite/sim/cris/c/readlink5.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink6.c (renamed from sim/testsuite/sim/cris/c/readlink6.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink7.c (renamed from sim/testsuite/sim/cris/c/readlink7.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink8.c (renamed from sim/testsuite/sim/cris/c/readlink8.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/readlink9.c (renamed from sim/testsuite/sim/cris/c/readlink9.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/rename2.c (renamed from sim/testsuite/sim/cris/c/rename2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/rtsigprocmask1.c (renamed from sim/testsuite/sim/cris/c/rtsigprocmask1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/rtsigprocmask2.c (renamed from sim/testsuite/sim/cris/c/rtsigprocmask2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/rtsigsuspend1.c (renamed from sim/testsuite/sim/cris/c/rtsigsuspend1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/rtsigsuspend2.c (renamed from sim/testsuite/sim/cris/c/rtsigsuspend2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sched1.c (renamed from sim/testsuite/sim/cris/c/sched1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sched2.c (renamed from sim/testsuite/sim/cris/c/sched2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sched3.c (renamed from sim/testsuite/sim/cris/c/sched3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sched4.c (renamed from sim/testsuite/sim/cris/c/sched4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sched5.c (renamed from sim/testsuite/sim/cris/c/sched5.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sched6.c (renamed from sim/testsuite/sim/cris/c/sched6.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sched7.c (renamed from sim/testsuite/sim/cris/c/sched7.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sched8.c (renamed from sim/testsuite/sim/cris/c/sched8.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sched9.c (renamed from sim/testsuite/sim/cris/c/sched9.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/seek1.c (renamed from sim/testsuite/sim/cris/c/seek1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/seek2.c (renamed from sim/testsuite/sim/cris/c/seek2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/seek3.c (renamed from sim/testsuite/sim/cris/c/seek3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/seek4.c (renamed from sim/testsuite/sim/cris/c/seek4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/setrlimit1.c (renamed from sim/testsuite/sim/cris/c/setrlimit1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/settls1.c (renamed from sim/testsuite/sim/cris/c/settls1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig1.c (renamed from sim/testsuite/sim/cris/c/sig1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig10.c (renamed from sim/testsuite/sim/cris/c/sig10.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig11.c (renamed from sim/testsuite/sim/cris/c/sig11.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig12.c (renamed from sim/testsuite/sim/cris/c/sig12.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig13.c (renamed from sim/testsuite/sim/cris/c/sig13.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig2.c (renamed from sim/testsuite/sim/cris/c/sig2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig3.c (renamed from sim/testsuite/sim/cris/c/sig3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig4.c (renamed from sim/testsuite/sim/cris/c/sig4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig5.c (renamed from sim/testsuite/sim/cris/c/sig5.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig6.c (renamed from sim/testsuite/sim/cris/c/sig6.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig7.c (renamed from sim/testsuite/sim/cris/c/sig7.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig8.c (renamed from sim/testsuite/sim/cris/c/sig8.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sig9.c (renamed from sim/testsuite/sim/cris/c/sig9.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sigreturn1.c (renamed from sim/testsuite/sim/cris/c/sigreturn1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sigreturn2.c (renamed from sim/testsuite/sim/cris/c/sigreturn2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sigreturn3.c (renamed from sim/testsuite/sim/cris/c/sigreturn3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sigreturn4.c (renamed from sim/testsuite/sim/cris/c/sigreturn4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sjlj.c (renamed from sim/testsuite/sim/cris/c/sjlj.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sock1.c (renamed from sim/testsuite/sim/cris/c/sock1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/stat1.c (renamed from sim/testsuite/sim/cris/c/stat1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/stat2.c (renamed from sim/testsuite/sim/cris/c/stat2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/stat3.c (renamed from sim/testsuite/sim/cris/c/stat3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/stat4.c (renamed from sim/testsuite/sim/cris/c/stat4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/stat5.c (renamed from sim/testsuite/sim/cris/c/stat5.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/stat7.c (renamed from sim/testsuite/sim/cris/c/stat7.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/stat8.c (renamed from sim/testsuite/sim/cris/c/stat8.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/syscall1.c (renamed from sim/testsuite/sim/cris/c/syscall1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/syscall2.c (renamed from sim/testsuite/sim/cris/c/syscall2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/syscall3.c (renamed from sim/testsuite/sim/cris/c/syscall3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/syscall4.c (renamed from sim/testsuite/sim/cris/c/syscall4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/syscall5.c (renamed from sim/testsuite/sim/cris/c/syscall5.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/syscall6.c (renamed from sim/testsuite/sim/cris/c/syscall6.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/syscall7.c (renamed from sim/testsuite/sim/cris/c/syscall7.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/syscall8.c (renamed from sim/testsuite/sim/cris/c/syscall8.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sysctl1.c (renamed from sim/testsuite/sim/cris/c/sysctl1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sysctl2.c (renamed from sim/testsuite/sim/cris/c/sysctl2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/sysctl3.c (renamed from sim/testsuite/sim/cris/c/sysctl3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/thread2.c (renamed from sim/testsuite/sim/cris/c/thread2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/thread3.c (renamed from sim/testsuite/sim/cris/c/thread3.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/thread4.c (renamed from sim/testsuite/sim/cris/c/thread4.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/thread5.c (renamed from sim/testsuite/sim/cris/c/thread5.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/time1.c (renamed from sim/testsuite/sim/cris/c/time1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/time2.c (renamed from sim/testsuite/sim/cris/c/time2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/truncate1.c (renamed from sim/testsuite/sim/cris/c/truncate1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/truncate2.c (renamed from sim/testsuite/sim/cris/c/truncate2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/ugetrlimit1.c (renamed from sim/testsuite/sim/cris/c/ugetrlimit1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/uname1.c (renamed from sim/testsuite/sim/cris/c/uname1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/writev1.c (renamed from sim/testsuite/sim/cris/c/writev1.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/c/writev2.c (renamed from sim/testsuite/sim/cris/c/writev2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/host1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/host1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/irq1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/irq2.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/irq3.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/irq4.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq4.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/irq5.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq5.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/irq6.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq6.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/mbox1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/mbox1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/mem1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/mem1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/mem2.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/mem2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/poll1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/poll1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/quit.s (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/quit.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/rvc.exp (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/std.dev (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/std.dev) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/testutils.inc (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/trivial1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/trivial2.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial2.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/trivial3.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial3.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/trivial4.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/trivial4.r (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.r) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/trivial5.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial5.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/cris/hw/rv-n-cris/wd1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/wd1.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/ChangeLog (renamed from sim/testsuite/sim/d10v/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/allinsn.exp (renamed from sim/testsuite/sim/d10v/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/exit47.s (renamed from sim/testsuite/sim/d10v/exit47.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/hello.s (renamed from sim/testsuite/sim/d10v/hello.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-ld-d.s (renamed from sim/testsuite/sim/d10v/t-ae-ld-d.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-ld-i.s (renamed from sim/testsuite/sim/d10v/t-ae-ld-i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-ld-id.s (renamed from sim/testsuite/sim/d10v/t-ae-ld-id.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-ld-im.s (renamed from sim/testsuite/sim/d10v/t-ae-ld-im.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-ld-ip.s (renamed from sim/testsuite/sim/d10v/t-ae-ld-ip.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-ld2w-d.s (renamed from sim/testsuite/sim/d10v/t-ae-ld2w-d.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-ld2w-i.s (renamed from sim/testsuite/sim/d10v/t-ae-ld2w-i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-ld2w-id.s (renamed from sim/testsuite/sim/d10v/t-ae-ld2w-id.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-ld2w-im.s (renamed from sim/testsuite/sim/d10v/t-ae-ld2w-im.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-ld2w-ip.s (renamed from sim/testsuite/sim/d10v/t-ae-ld2w-ip.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st-d.s (renamed from sim/testsuite/sim/d10v/t-ae-st-d.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st-i.s (renamed from sim/testsuite/sim/d10v/t-ae-st-i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st-id.s (renamed from sim/testsuite/sim/d10v/t-ae-st-id.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st-im.s (renamed from sim/testsuite/sim/d10v/t-ae-st-im.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st-ip.s (renamed from sim/testsuite/sim/d10v/t-ae-st-ip.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st-is.s (renamed from sim/testsuite/sim/d10v/t-ae-st-is.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st2w-d.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-d.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st2w-i.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-i.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st2w-id.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-id.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st2w-im.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-im.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st2w-ip.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-ip.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ae-st2w-is.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-is.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-dbt.s (renamed from sim/testsuite/sim/d10v/t-dbt.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-ld-st.s (renamed from sim/testsuite/sim/d10v/t-ld-st.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-mac.s (renamed from sim/testsuite/sim/d10v/t-mac.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-macros.i (renamed from sim/testsuite/sim/d10v/t-macros.i) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-mod-ld-pre.s (renamed from sim/testsuite/sim/d10v/t-mod-ld-pre.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-msbu.s (renamed from sim/testsuite/sim/d10v/t-msbu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-mulxu.s (renamed from sim/testsuite/sim/d10v/t-mulxu.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-mvtac.s (renamed from sim/testsuite/sim/d10v/t-mvtac.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-mvtc.s (renamed from sim/testsuite/sim/d10v/t-mvtc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-rac.s (renamed from sim/testsuite/sim/d10v/t-rac.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-rachi.s (renamed from sim/testsuite/sim/d10v/t-rachi.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-rdt.s (renamed from sim/testsuite/sim/d10v/t-rdt.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-rep.s (renamed from sim/testsuite/sim/d10v/t-rep.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-rie-xx.s (renamed from sim/testsuite/sim/d10v/t-rie-xx.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-rte.s (renamed from sim/testsuite/sim/d10v/t-rte.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-sac.s (renamed from sim/testsuite/sim/d10v/t-sac.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-sachi.s (renamed from sim/testsuite/sim/d10v/t-sachi.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-sadd.s (renamed from sim/testsuite/sim/d10v/t-sadd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-slae.s (renamed from sim/testsuite/sim/d10v/t-slae.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-sp.s (renamed from sim/testsuite/sim/d10v/t-sp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-sub.s (renamed from sim/testsuite/sim/d10v/t-sub.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-sub2w.s (renamed from sim/testsuite/sim/d10v/t-sub2w.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-subi.s (renamed from sim/testsuite/sim/d10v/t-subi.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/d10v/t-trap.s (renamed from sim/testsuite/sim/d10v/t-trap.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ChangeLog (renamed from sim/testsuite/sim/frv/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/add.cgs (renamed from sim/testsuite/sim/frv/add.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/add.pcgs (renamed from sim/testsuite/sim/frv/add.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/addcc.cgs (renamed from sim/testsuite/sim/frv/addcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/addi.cgs (renamed from sim/testsuite/sim/frv/addi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/addicc.cgs (renamed from sim/testsuite/sim/frv/addicc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/addx.cgs (renamed from sim/testsuite/sim/frv/addx.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/addxcc.cgs (renamed from sim/testsuite/sim/frv/addxcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/addxi.cgs (renamed from sim/testsuite/sim/frv/addxi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/addxicc.cgs (renamed from sim/testsuite/sim/frv/addxicc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/allinsn.exp (renamed from sim/testsuite/sim/frv/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/and.cgs (renamed from sim/testsuite/sim/frv/and.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/andcc.cgs (renamed from sim/testsuite/sim/frv/andcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/andcr.cgs (renamed from sim/testsuite/sim/frv/andcr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/andi.cgs (renamed from sim/testsuite/sim/frv/andi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/andicc.cgs (renamed from sim/testsuite/sim/frv/andicc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/andncr.cgs (renamed from sim/testsuite/sim/frv/andncr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bar.cgs (renamed from sim/testsuite/sim/frv/bar.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bc.cgs (renamed from sim/testsuite/sim/frv/bc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcclr.cgs (renamed from sim/testsuite/sim/frv/bcclr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bceqlr.cgs (renamed from sim/testsuite/sim/frv/bceqlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcgelr.cgs (renamed from sim/testsuite/sim/frv/bcgelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcgtlr.cgs (renamed from sim/testsuite/sim/frv/bcgtlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bchilr.cgs (renamed from sim/testsuite/sim/frv/bchilr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bclelr.cgs (renamed from sim/testsuite/sim/frv/bclelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bclr.cgs (renamed from sim/testsuite/sim/frv/bclr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bclslr.cgs (renamed from sim/testsuite/sim/frv/bclslr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcltlr.cgs (renamed from sim/testsuite/sim/frv/bcltlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcnclr.cgs (renamed from sim/testsuite/sim/frv/bcnclr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcnelr.cgs (renamed from sim/testsuite/sim/frv/bcnelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcnlr.cgs (renamed from sim/testsuite/sim/frv/bcnlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcnolr.cgs (renamed from sim/testsuite/sim/frv/bcnolr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcnvlr.cgs (renamed from sim/testsuite/sim/frv/bcnvlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcplr.cgs (renamed from sim/testsuite/sim/frv/bcplr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcralr.cgs (renamed from sim/testsuite/sim/frv/bcralr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bctrlr.cgs (renamed from sim/testsuite/sim/frv/bctrlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bcvlr.cgs (renamed from sim/testsuite/sim/frv/bcvlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/beq.cgs (renamed from sim/testsuite/sim/frv/beq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/beqlr.cgs (renamed from sim/testsuite/sim/frv/beqlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bge.cgs (renamed from sim/testsuite/sim/frv/bge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bgelr.cgs (renamed from sim/testsuite/sim/frv/bgelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bgt.cgs (renamed from sim/testsuite/sim/frv/bgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bgtlr.cgs (renamed from sim/testsuite/sim/frv/bgtlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bhi.cgs (renamed from sim/testsuite/sim/frv/bhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bhilr.cgs (renamed from sim/testsuite/sim/frv/bhilr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ble.cgs (renamed from sim/testsuite/sim/frv/ble.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/blelr.cgs (renamed from sim/testsuite/sim/frv/blelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bls.cgs (renamed from sim/testsuite/sim/frv/bls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/blslr.cgs (renamed from sim/testsuite/sim/frv/blslr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/blt.cgs (renamed from sim/testsuite/sim/frv/blt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bltlr.cgs (renamed from sim/testsuite/sim/frv/bltlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bn.cgs (renamed from sim/testsuite/sim/frv/bn.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bnc.cgs (renamed from sim/testsuite/sim/frv/bnc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bnclr.cgs (renamed from sim/testsuite/sim/frv/bnclr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bne.cgs (renamed from sim/testsuite/sim/frv/bne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bnelr.cgs (renamed from sim/testsuite/sim/frv/bnelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bnlr.cgs (renamed from sim/testsuite/sim/frv/bnlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bno.cgs (renamed from sim/testsuite/sim/frv/bno.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bnolr.cgs (renamed from sim/testsuite/sim/frv/bnolr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bnv.cgs (renamed from sim/testsuite/sim/frv/bnv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bnvlr.cgs (renamed from sim/testsuite/sim/frv/bnvlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bp.cgs (renamed from sim/testsuite/sim/frv/bp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bplr.cgs (renamed from sim/testsuite/sim/frv/bplr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bra.cgs (renamed from sim/testsuite/sim/frv/bra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bralr.cgs (renamed from sim/testsuite/sim/frv/bralr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/branch.pcgs (renamed from sim/testsuite/sim/frv/branch.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/break.cgs (renamed from sim/testsuite/sim/frv/break.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bv.cgs (renamed from sim/testsuite/sim/frv/bv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/bvlr.cgs (renamed from sim/testsuite/sim/frv/bvlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cache.ms (renamed from sim/testsuite/sim/frv/cache.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cadd.cgs (renamed from sim/testsuite/sim/frv/cadd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/caddcc.cgs (renamed from sim/testsuite/sim/frv/caddcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/call.cgs (renamed from sim/testsuite/sim/frv/call.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/call.pcgs (renamed from sim/testsuite/sim/frv/call.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/callil.cgs (renamed from sim/testsuite/sim/frv/callil.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/calll.cgs (renamed from sim/testsuite/sim/frv/calll.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cand.cgs (renamed from sim/testsuite/sim/frv/cand.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/candcc.cgs (renamed from sim/testsuite/sim/frv/candcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ccalll.cgs (renamed from sim/testsuite/sim/frv/ccalll.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckc.cgs (renamed from sim/testsuite/sim/frv/cckc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckeq.cgs (renamed from sim/testsuite/sim/frv/cckeq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckge.cgs (renamed from sim/testsuite/sim/frv/cckge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckgt.cgs (renamed from sim/testsuite/sim/frv/cckgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckhi.cgs (renamed from sim/testsuite/sim/frv/cckhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckle.cgs (renamed from sim/testsuite/sim/frv/cckle.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckls.cgs (renamed from sim/testsuite/sim/frv/cckls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ccklt.cgs (renamed from sim/testsuite/sim/frv/ccklt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckn.cgs (renamed from sim/testsuite/sim/frv/cckn.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ccknc.cgs (renamed from sim/testsuite/sim/frv/ccknc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckne.cgs (renamed from sim/testsuite/sim/frv/cckne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckno.cgs (renamed from sim/testsuite/sim/frv/cckno.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ccknv.cgs (renamed from sim/testsuite/sim/frv/ccknv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckp.cgs (renamed from sim/testsuite/sim/frv/cckp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckra.cgs (renamed from sim/testsuite/sim/frv/cckra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cckv.cgs (renamed from sim/testsuite/sim/frv/cckv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ccmp.cgs (renamed from sim/testsuite/sim/frv/ccmp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfabss.cgs (renamed from sim/testsuite/sim/frv/cfabss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfadds.cgs (renamed from sim/testsuite/sim/frv/cfadds.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckeq.cgs (renamed from sim/testsuite/sim/frv/cfckeq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckge.cgs (renamed from sim/testsuite/sim/frv/cfckge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckgt.cgs (renamed from sim/testsuite/sim/frv/cfckgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckle.cgs (renamed from sim/testsuite/sim/frv/cfckle.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfcklg.cgs (renamed from sim/testsuite/sim/frv/cfcklg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfcklt.cgs (renamed from sim/testsuite/sim/frv/cfcklt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckne.cgs (renamed from sim/testsuite/sim/frv/cfckne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckno.cgs (renamed from sim/testsuite/sim/frv/cfckno.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfcko.cgs (renamed from sim/testsuite/sim/frv/cfcko.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckra.cgs (renamed from sim/testsuite/sim/frv/cfckra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfcku.cgs (renamed from sim/testsuite/sim/frv/cfcku.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckue.cgs (renamed from sim/testsuite/sim/frv/cfckue.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckug.cgs (renamed from sim/testsuite/sim/frv/cfckug.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckuge.cgs (renamed from sim/testsuite/sim/frv/cfckuge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckul.cgs (renamed from sim/testsuite/sim/frv/cfckul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfckule.cgs (renamed from sim/testsuite/sim/frv/cfckule.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfcmps.cgs (renamed from sim/testsuite/sim/frv/cfcmps.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfdivs.cgs (renamed from sim/testsuite/sim/frv/cfdivs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfitos.cgs (renamed from sim/testsuite/sim/frv/cfitos.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfmadds.cgs (renamed from sim/testsuite/sim/frv/cfmadds.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfmas.cgs (renamed from sim/testsuite/sim/frv/cfmas.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfmovs.cgs (renamed from sim/testsuite/sim/frv/cfmovs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfmss.cgs (renamed from sim/testsuite/sim/frv/cfmss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfmsubs.cgs (renamed from sim/testsuite/sim/frv/cfmsubs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfmuls.cgs (renamed from sim/testsuite/sim/frv/cfmuls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfnegs.cgs (renamed from sim/testsuite/sim/frv/cfnegs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfsqrts.cgs (renamed from sim/testsuite/sim/frv/cfsqrts.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfstoi.cgs (renamed from sim/testsuite/sim/frv/cfstoi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cfsubs.cgs (renamed from sim/testsuite/sim/frv/cfsubs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cjmpl.cgs (renamed from sim/testsuite/sim/frv/cjmpl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckc.cgs (renamed from sim/testsuite/sim/frv/ckc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckeq.cgs (renamed from sim/testsuite/sim/frv/ckeq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckge.cgs (renamed from sim/testsuite/sim/frv/ckge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckgt.cgs (renamed from sim/testsuite/sim/frv/ckgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckhi.cgs (renamed from sim/testsuite/sim/frv/ckhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckle.cgs (renamed from sim/testsuite/sim/frv/ckle.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckls.cgs (renamed from sim/testsuite/sim/frv/ckls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cklt.cgs (renamed from sim/testsuite/sim/frv/cklt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckn.cgs (renamed from sim/testsuite/sim/frv/ckn.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cknc.cgs (renamed from sim/testsuite/sim/frv/cknc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckne.cgs (renamed from sim/testsuite/sim/frv/ckne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckno.cgs (renamed from sim/testsuite/sim/frv/ckno.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cknv.cgs (renamed from sim/testsuite/sim/frv/cknv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckp.cgs (renamed from sim/testsuite/sim/frv/ckp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckra.cgs (renamed from sim/testsuite/sim/frv/ckra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ckv.cgs (renamed from sim/testsuite/sim/frv/ckv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cld.cgs (renamed from sim/testsuite/sim/frv/cld.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldbf.cgs (renamed from sim/testsuite/sim/frv/cldbf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldbfu.cgs (renamed from sim/testsuite/sim/frv/cldbfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldd.cgs (renamed from sim/testsuite/sim/frv/cldd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/clddf.cgs (renamed from sim/testsuite/sim/frv/clddf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/clddfu.cgs (renamed from sim/testsuite/sim/frv/clddfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/clddu.cgs (renamed from sim/testsuite/sim/frv/clddu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldf.cgs (renamed from sim/testsuite/sim/frv/cldf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldfu.cgs (renamed from sim/testsuite/sim/frv/cldfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldhf.cgs (renamed from sim/testsuite/sim/frv/cldhf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldhfu.cgs (renamed from sim/testsuite/sim/frv/cldhfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldq.cgs (renamed from sim/testsuite/sim/frv/cldq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldqu.cgs (renamed from sim/testsuite/sim/frv/cldqu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldsb.cgs (renamed from sim/testsuite/sim/frv/cldsb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldsbu.cgs (renamed from sim/testsuite/sim/frv/cldsbu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldsh.cgs (renamed from sim/testsuite/sim/frv/cldsh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldshu.cgs (renamed from sim/testsuite/sim/frv/cldshu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldu.cgs (renamed from sim/testsuite/sim/frv/cldu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldub.cgs (renamed from sim/testsuite/sim/frv/cldub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cldubu.cgs (renamed from sim/testsuite/sim/frv/cldubu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/clduh.cgs (renamed from sim/testsuite/sim/frv/clduh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/clduhu.cgs (renamed from sim/testsuite/sim/frv/clduhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/clrfa.cgs (renamed from sim/testsuite/sim/frv/clrfa.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/clrfr.cgs (renamed from sim/testsuite/sim/frv/clrfr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/clrga.cgs (renamed from sim/testsuite/sim/frv/clrga.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/clrgr.cgs (renamed from sim/testsuite/sim/frv/clrgr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmaddhss.cgs (renamed from sim/testsuite/sim/frv/cmaddhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmaddhus.cgs (renamed from sim/testsuite/sim/frv/cmaddhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmand.cgs (renamed from sim/testsuite/sim/frv/cmand.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmbtoh.cgs (renamed from sim/testsuite/sim/frv/cmbtoh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmbtohe.cgs (renamed from sim/testsuite/sim/frv/cmbtohe.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmcpxis.cgs (renamed from sim/testsuite/sim/frv/cmcpxis.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmcpxiu.cgs (renamed from sim/testsuite/sim/frv/cmcpxiu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmcpxrs.cgs (renamed from sim/testsuite/sim/frv/cmcpxrs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmcpxru.cgs (renamed from sim/testsuite/sim/frv/cmcpxru.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmexpdhd.cgs (renamed from sim/testsuite/sim/frv/cmexpdhd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmexpdhw.cgs (renamed from sim/testsuite/sim/frv/cmexpdhw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmhtob.cgs (renamed from sim/testsuite/sim/frv/cmhtob.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmmachs.cgs (renamed from sim/testsuite/sim/frv/cmmachs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmmachu.cgs (renamed from sim/testsuite/sim/frv/cmmachu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmmulhs.cgs (renamed from sim/testsuite/sim/frv/cmmulhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmmulhu.cgs (renamed from sim/testsuite/sim/frv/cmmulhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmnot.cgs (renamed from sim/testsuite/sim/frv/cmnot.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmor.cgs (renamed from sim/testsuite/sim/frv/cmor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmov.cgs (renamed from sim/testsuite/sim/frv/cmov.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmovfg.cgs (renamed from sim/testsuite/sim/frv/cmovfg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmovfgd.cgs (renamed from sim/testsuite/sim/frv/cmovfgd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmovgf.cgs (renamed from sim/testsuite/sim/frv/cmovgf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmovgfd.cgs (renamed from sim/testsuite/sim/frv/cmovgfd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmp.cgs (renamed from sim/testsuite/sim/frv/cmp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmpb.cgs (renamed from sim/testsuite/sim/frv/cmpb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmpba.cgs (renamed from sim/testsuite/sim/frv/cmpba.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmpi.cgs (renamed from sim/testsuite/sim/frv/cmpi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmqmachs.cgs (renamed from sim/testsuite/sim/frv/cmqmachs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmqmachu.cgs (renamed from sim/testsuite/sim/frv/cmqmachu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmqmulhs.cgs (renamed from sim/testsuite/sim/frv/cmqmulhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmqmulhu.cgs (renamed from sim/testsuite/sim/frv/cmqmulhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmsubhss.cgs (renamed from sim/testsuite/sim/frv/cmsubhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmsubhus.cgs (renamed from sim/testsuite/sim/frv/cmsubhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cmxor.cgs (renamed from sim/testsuite/sim/frv/cmxor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cnot.cgs (renamed from sim/testsuite/sim/frv/cnot.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/commitfa.cgs (renamed from sim/testsuite/sim/frv/commitfa.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/commitfr.cgs (renamed from sim/testsuite/sim/frv/commitfr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/commitga.cgs (renamed from sim/testsuite/sim/frv/commitga.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/commitgr.cgs (renamed from sim/testsuite/sim/frv/commitgr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cop1.cgs (renamed from sim/testsuite/sim/frv/cop1.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cop2.cgs (renamed from sim/testsuite/sim/frv/cop2.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cor.cgs (renamed from sim/testsuite/sim/frv/cor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/corcc.cgs (renamed from sim/testsuite/sim/frv/corcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cscan.cgs (renamed from sim/testsuite/sim/frv/cscan.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csdiv.cgs (renamed from sim/testsuite/sim/frv/csdiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csll.cgs (renamed from sim/testsuite/sim/frv/csll.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csllcc.cgs (renamed from sim/testsuite/sim/frv/csllcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csmul.cgs (renamed from sim/testsuite/sim/frv/csmul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csmulcc.cgs (renamed from sim/testsuite/sim/frv/csmulcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csra.cgs (renamed from sim/testsuite/sim/frv/csra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csracc.cgs (renamed from sim/testsuite/sim/frv/csracc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csrl.cgs (renamed from sim/testsuite/sim/frv/csrl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csrlcc.cgs (renamed from sim/testsuite/sim/frv/csrlcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cst.cgs (renamed from sim/testsuite/sim/frv/cst.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstb.cgs (renamed from sim/testsuite/sim/frv/cstb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstbf.cgs (renamed from sim/testsuite/sim/frv/cstbf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstbfu.cgs (renamed from sim/testsuite/sim/frv/cstbfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstbu.cgs (renamed from sim/testsuite/sim/frv/cstbu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstd.cgs (renamed from sim/testsuite/sim/frv/cstd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstdf.cgs (renamed from sim/testsuite/sim/frv/cstdf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstdfu.cgs (renamed from sim/testsuite/sim/frv/cstdfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstdu.cgs (renamed from sim/testsuite/sim/frv/cstdu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstf.cgs (renamed from sim/testsuite/sim/frv/cstf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstfu.cgs (renamed from sim/testsuite/sim/frv/cstfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csth.cgs (renamed from sim/testsuite/sim/frv/csth.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csthf.cgs (renamed from sim/testsuite/sim/frv/csthf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csthfu.cgs (renamed from sim/testsuite/sim/frv/csthfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csthu.cgs (renamed from sim/testsuite/sim/frv/csthu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstq.cgs (renamed from sim/testsuite/sim/frv/cstq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cstu.cgs (renamed from sim/testsuite/sim/frv/cstu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csub.cgs (renamed from sim/testsuite/sim/frv/csub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/csubcc.cgs (renamed from sim/testsuite/sim/frv/csubcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cswap.cgs (renamed from sim/testsuite/sim/frv/cswap.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cudiv.cgs (renamed from sim/testsuite/sim/frv/cudiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cxor.cgs (renamed from sim/testsuite/sim/frv/cxor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/cxorcc.cgs (renamed from sim/testsuite/sim/frv/cxorcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/dcef.cgs (renamed from sim/testsuite/sim/frv/dcef.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/dcei.cgs (renamed from sim/testsuite/sim/frv/dcei.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/dcf.cgs (renamed from sim/testsuite/sim/frv/dcf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/dci.cgs (renamed from sim/testsuite/sim/frv/dci.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/exit47.ms (renamed from sim/testsuite/sim/frv/exit47.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fabsd.cgs (renamed from sim/testsuite/sim/frv/fabsd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fabss.cgs (renamed from sim/testsuite/sim/frv/fabss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/faddd.cgs (renamed from sim/testsuite/sim/frv/faddd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fadds.cgs (renamed from sim/testsuite/sim/frv/fadds.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbeq.cgs (renamed from sim/testsuite/sim/frv/fbeq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbeqlr.cgs (renamed from sim/testsuite/sim/frv/fbeqlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbge.cgs (renamed from sim/testsuite/sim/frv/fbge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbgelr.cgs (renamed from sim/testsuite/sim/frv/fbgelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbgt.cgs (renamed from sim/testsuite/sim/frv/fbgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbgtlr.cgs (renamed from sim/testsuite/sim/frv/fbgtlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fble.cgs (renamed from sim/testsuite/sim/frv/fble.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fblelr.cgs (renamed from sim/testsuite/sim/frv/fblelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fblg.cgs (renamed from sim/testsuite/sim/frv/fblg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fblglr.cgs (renamed from sim/testsuite/sim/frv/fblglr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fblt.cgs (renamed from sim/testsuite/sim/frv/fblt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbltlr.cgs (renamed from sim/testsuite/sim/frv/fbltlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbne.cgs (renamed from sim/testsuite/sim/frv/fbne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbnelr.cgs (renamed from sim/testsuite/sim/frv/fbnelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbno.cgs (renamed from sim/testsuite/sim/frv/fbno.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbnolr.cgs (renamed from sim/testsuite/sim/frv/fbnolr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbo.cgs (renamed from sim/testsuite/sim/frv/fbo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbolr.cgs (renamed from sim/testsuite/sim/frv/fbolr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbra.cgs (renamed from sim/testsuite/sim/frv/fbra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbralr.cgs (renamed from sim/testsuite/sim/frv/fbralr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbu.cgs (renamed from sim/testsuite/sim/frv/fbu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbue.cgs (renamed from sim/testsuite/sim/frv/fbue.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbuelr.cgs (renamed from sim/testsuite/sim/frv/fbuelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbug.cgs (renamed from sim/testsuite/sim/frv/fbug.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbuge.cgs (renamed from sim/testsuite/sim/frv/fbuge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbugelr.cgs (renamed from sim/testsuite/sim/frv/fbugelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbuglr.cgs (renamed from sim/testsuite/sim/frv/fbuglr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbul.cgs (renamed from sim/testsuite/sim/frv/fbul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbule.cgs (renamed from sim/testsuite/sim/frv/fbule.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbulelr.cgs (renamed from sim/testsuite/sim/frv/fbulelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbullr.cgs (renamed from sim/testsuite/sim/frv/fbullr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fbulr.cgs (renamed from sim/testsuite/sim/frv/fbulr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbeqlr.cgs (renamed from sim/testsuite/sim/frv/fcbeqlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbgelr.cgs (renamed from sim/testsuite/sim/frv/fcbgelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbgtlr.cgs (renamed from sim/testsuite/sim/frv/fcbgtlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcblelr.cgs (renamed from sim/testsuite/sim/frv/fcblelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcblglr.cgs (renamed from sim/testsuite/sim/frv/fcblglr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbltlr.cgs (renamed from sim/testsuite/sim/frv/fcbltlr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbnelr.cgs (renamed from sim/testsuite/sim/frv/fcbnelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbnolr.cgs (renamed from sim/testsuite/sim/frv/fcbnolr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbolr.cgs (renamed from sim/testsuite/sim/frv/fcbolr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbralr.cgs (renamed from sim/testsuite/sim/frv/fcbralr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbuelr.cgs (renamed from sim/testsuite/sim/frv/fcbuelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbugelr.cgs (renamed from sim/testsuite/sim/frv/fcbugelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbuglr.cgs (renamed from sim/testsuite/sim/frv/fcbuglr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbulelr.cgs (renamed from sim/testsuite/sim/frv/fcbulelr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbullr.cgs (renamed from sim/testsuite/sim/frv/fcbullr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcbulr.cgs (renamed from sim/testsuite/sim/frv/fcbulr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckeq.cgs (renamed from sim/testsuite/sim/frv/fckeq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckge.cgs (renamed from sim/testsuite/sim/frv/fckge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckgt.cgs (renamed from sim/testsuite/sim/frv/fckgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckle.cgs (renamed from sim/testsuite/sim/frv/fckle.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcklg.cgs (renamed from sim/testsuite/sim/frv/fcklg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcklt.cgs (renamed from sim/testsuite/sim/frv/fcklt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckne.cgs (renamed from sim/testsuite/sim/frv/fckne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckno.cgs (renamed from sim/testsuite/sim/frv/fckno.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcko.cgs (renamed from sim/testsuite/sim/frv/fcko.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckra.cgs (renamed from sim/testsuite/sim/frv/fckra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcku.cgs (renamed from sim/testsuite/sim/frv/fcku.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckue.cgs (renamed from sim/testsuite/sim/frv/fckue.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckug.cgs (renamed from sim/testsuite/sim/frv/fckug.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckuge.cgs (renamed from sim/testsuite/sim/frv/fckuge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckul.cgs (renamed from sim/testsuite/sim/frv/fckul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fckule.cgs (renamed from sim/testsuite/sim/frv/fckule.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcmpd.cgs (renamed from sim/testsuite/sim/frv/fcmpd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fcmps.cgs (renamed from sim/testsuite/sim/frv/fcmps.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdabss.cgs (renamed from sim/testsuite/sim/frv/fdabss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdadds.cgs (renamed from sim/testsuite/sim/frv/fdadds.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdcmps.cgs (renamed from sim/testsuite/sim/frv/fdcmps.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fddivs.cgs (renamed from sim/testsuite/sim/frv/fddivs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fditos.cgs (renamed from sim/testsuite/sim/frv/fditos.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdivd.cgs (renamed from sim/testsuite/sim/frv/fdivd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdivs.cgs (renamed from sim/testsuite/sim/frv/fdivs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdmadds.cgs (renamed from sim/testsuite/sim/frv/fdmadds.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdmas.cgs (renamed from sim/testsuite/sim/frv/fdmas.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdmovs.cgs (renamed from sim/testsuite/sim/frv/fdmovs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdmss.cgs (renamed from sim/testsuite/sim/frv/fdmss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdmulcs.cgs (renamed from sim/testsuite/sim/frv/fdmulcs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdmuls.cgs (renamed from sim/testsuite/sim/frv/fdmuls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdnegs.cgs (renamed from sim/testsuite/sim/frv/fdnegs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdsads.cgs (renamed from sim/testsuite/sim/frv/fdsads.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdsqrts.cgs (renamed from sim/testsuite/sim/frv/fdsqrts.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdstoi.cgs (renamed from sim/testsuite/sim/frv/fdstoi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdsubs.cgs (renamed from sim/testsuite/sim/frv/fdsubs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fdtoi.cgs (renamed from sim/testsuite/sim/frv/fdtoi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fitod.cgs (renamed from sim/testsuite/sim/frv/fitod.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fitos.cgs (renamed from sim/testsuite/sim/frv/fitos.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmad.cgs (renamed from sim/testsuite/sim/frv/fmad.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmaddd.cgs (renamed from sim/testsuite/sim/frv/fmaddd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmadds.cgs (renamed from sim/testsuite/sim/frv/fmadds.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmas.cgs (renamed from sim/testsuite/sim/frv/fmas.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmovd.cgs (renamed from sim/testsuite/sim/frv/fmovd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmovs.cgs (renamed from sim/testsuite/sim/frv/fmovs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmsd.cgs (renamed from sim/testsuite/sim/frv/fmsd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmss.cgs (renamed from sim/testsuite/sim/frv/fmss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmsubd.cgs (renamed from sim/testsuite/sim/frv/fmsubd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmsubs.cgs (renamed from sim/testsuite/sim/frv/fmsubs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmuld.cgs (renamed from sim/testsuite/sim/frv/fmuld.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fmuls.cgs (renamed from sim/testsuite/sim/frv/fmuls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fnegd.cgs (renamed from sim/testsuite/sim/frv/fnegd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fnegs.cgs (renamed from sim/testsuite/sim/frv/fnegs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fnop.cgs (renamed from sim/testsuite/sim/frv/fnop.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/addss.cgs (renamed from sim/testsuite/sim/frv/fr400/addss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/allinsn.exp (renamed from sim/testsuite/sim/frv/fr400/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/csdiv.cgs (renamed from sim/testsuite/sim/frv/fr400/csdiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/maddaccs.cgs (renamed from sim/testsuite/sim/frv/fr400/maddaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/masaccs.cgs (renamed from sim/testsuite/sim/frv/fr400/masaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/maveh.cgs (renamed from sim/testsuite/sim/frv/fr400/maveh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/mclracc.cgs (renamed from sim/testsuite/sim/frv/fr400/mclracc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/mhdseth.cgs (renamed from sim/testsuite/sim/frv/fr400/mhdseth.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/mhdsets.cgs (renamed from sim/testsuite/sim/frv/fr400/mhdsets.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/mhsethih.cgs (renamed from sim/testsuite/sim/frv/fr400/mhsethih.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/mhsethis.cgs (renamed from sim/testsuite/sim/frv/fr400/mhsethis.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/mhsetloh.cgs (renamed from sim/testsuite/sim/frv/fr400/mhsetloh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/mhsetlos.cgs (renamed from sim/testsuite/sim/frv/fr400/mhsetlos.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/movgs.cgs (renamed from sim/testsuite/sim/frv/fr400/movgs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/movsg.cgs (renamed from sim/testsuite/sim/frv/fr400/movsg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/msubaccs.cgs (renamed from sim/testsuite/sim/frv/fr400/msubaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/scutss.cgs (renamed from sim/testsuite/sim/frv/fr400/scutss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/sdiv.cgs (renamed from sim/testsuite/sim/frv/fr400/sdiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/sdivi.cgs (renamed from sim/testsuite/sim/frv/fr400/sdivi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/slass.cgs (renamed from sim/testsuite/sim/frv/fr400/slass.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/smass.cgs (renamed from sim/testsuite/sim/frv/fr400/smass.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/smsss.cgs (renamed from sim/testsuite/sim/frv/fr400/smsss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/smu.cgs (renamed from sim/testsuite/sim/frv/fr400/smu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/subss.cgs (renamed from sim/testsuite/sim/frv/fr400/subss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/udiv.cgs (renamed from sim/testsuite/sim/frv/fr400/udiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr400/udivi.cgs (renamed from sim/testsuite/sim/frv/fr400/udivi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/allinsn.exp (renamed from sim/testsuite/sim/frv/fr500/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/cmqaddhss.cgs (renamed from sim/testsuite/sim/frv/fr500/cmqaddhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/cmqaddhus.cgs (renamed from sim/testsuite/sim/frv/fr500/cmqaddhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/cmqsubhss.cgs (renamed from sim/testsuite/sim/frv/fr500/cmqsubhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/cmqsubhus.cgs (renamed from sim/testsuite/sim/frv/fr500/cmqsubhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/dcpl.cgs (renamed from sim/testsuite/sim/frv/fr500/dcpl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/dcul.cgs (renamed from sim/testsuite/sim/frv/fr500/dcul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/mclracc.cgs (renamed from sim/testsuite/sim/frv/fr500/mclracc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/mqaddhss.cgs (renamed from sim/testsuite/sim/frv/fr500/mqaddhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/mqaddhus.cgs (renamed from sim/testsuite/sim/frv/fr500/mqaddhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/mqsubhss.cgs (renamed from sim/testsuite/sim/frv/fr500/mqsubhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr500/mqsubhus.cgs (renamed from sim/testsuite/sim/frv/fr500/mqsubhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/allinsn.exp (renamed from sim/testsuite/sim/frv/fr550/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmaddhss.cgs (renamed from sim/testsuite/sim/frv/fr550/cmaddhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmaddhus.cgs (renamed from sim/testsuite/sim/frv/fr550/cmaddhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmcpxiu.cgs (renamed from sim/testsuite/sim/frv/fr550/cmcpxiu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmcpxru.cgs (renamed from sim/testsuite/sim/frv/fr550/cmcpxru.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmmachs.cgs (renamed from sim/testsuite/sim/frv/fr550/cmmachs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmmachu.cgs (renamed from sim/testsuite/sim/frv/fr550/cmmachu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmqaddhss.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqaddhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmqaddhus.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqaddhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmqmachs.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqmachs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmqmachu.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqmachu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmqsubhss.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqsubhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmqsubhus.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqsubhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmsubhss.cgs (renamed from sim/testsuite/sim/frv/fr550/cmsubhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/cmsubhus.cgs (renamed from sim/testsuite/sim/frv/fr550/cmsubhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/dcpl.cgs (renamed from sim/testsuite/sim/frv/fr550/dcpl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/dcul.cgs (renamed from sim/testsuite/sim/frv/fr550/dcul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mabshs.cgs (renamed from sim/testsuite/sim/frv/fr550/mabshs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/maddaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/maddaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/maddhss.cgs (renamed from sim/testsuite/sim/frv/fr550/maddhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/maddhus.cgs (renamed from sim/testsuite/sim/frv/fr550/maddhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/masaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/masaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mdaddaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/mdaddaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mdasaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/mdasaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mdsubaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/mdsubaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mmachs.cgs (renamed from sim/testsuite/sim/frv/fr550/mmachs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mmachu.cgs (renamed from sim/testsuite/sim/frv/fr550/mmachu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mmrdhs.cgs (renamed from sim/testsuite/sim/frv/fr550/mmrdhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mmrdhu.cgs (renamed from sim/testsuite/sim/frv/fr550/mmrdhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mqaddhss.cgs (renamed from sim/testsuite/sim/frv/fr550/mqaddhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mqaddhus.cgs (renamed from sim/testsuite/sim/frv/fr550/mqaddhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mqmachs.cgs (renamed from sim/testsuite/sim/frv/fr550/mqmachs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mqmachu.cgs (renamed from sim/testsuite/sim/frv/fr550/mqmachu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mqmacxhs.cgs (renamed from sim/testsuite/sim/frv/fr550/mqmacxhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mqsubhss.cgs (renamed from sim/testsuite/sim/frv/fr550/mqsubhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mqsubhus.cgs (renamed from sim/testsuite/sim/frv/fr550/mqsubhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mqxmachs.cgs (renamed from sim/testsuite/sim/frv/fr550/mqxmachs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mqxmacxhs.cgs (renamed from sim/testsuite/sim/frv/fr550/mqxmacxhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/msubaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/msubaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/msubhss.cgs (renamed from sim/testsuite/sim/frv/fr550/msubhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/msubhus.cgs (renamed from sim/testsuite/sim/frv/fr550/msubhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/mtrap.cgs (renamed from sim/testsuite/sim/frv/fr550/mtrap.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/udiv.cgs (renamed from sim/testsuite/sim/frv/fr550/udiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fr550/udivi.cgs (renamed from sim/testsuite/sim/frv/fr550/udivi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fsqrtd.cgs (renamed from sim/testsuite/sim/frv/fsqrtd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fsqrts.cgs (renamed from sim/testsuite/sim/frv/fsqrts.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fstoi.cgs (renamed from sim/testsuite/sim/frv/fstoi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fsubd.cgs (renamed from sim/testsuite/sim/frv/fsubd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fsubs.cgs (renamed from sim/testsuite/sim/frv/fsubs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fteq.cgs (renamed from sim/testsuite/sim/frv/fteq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftge.cgs (renamed from sim/testsuite/sim/frv/ftge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftgt.cgs (renamed from sim/testsuite/sim/frv/ftgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftieq.cgs (renamed from sim/testsuite/sim/frv/ftieq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftige.cgs (renamed from sim/testsuite/sim/frv/ftige.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftigt.cgs (renamed from sim/testsuite/sim/frv/ftigt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftile.cgs (renamed from sim/testsuite/sim/frv/ftile.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftilg.cgs (renamed from sim/testsuite/sim/frv/ftilg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftilt.cgs (renamed from sim/testsuite/sim/frv/ftilt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftine.cgs (renamed from sim/testsuite/sim/frv/ftine.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftino.cgs (renamed from sim/testsuite/sim/frv/ftino.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftio.cgs (renamed from sim/testsuite/sim/frv/ftio.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftira.cgs (renamed from sim/testsuite/sim/frv/ftira.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftiu.cgs (renamed from sim/testsuite/sim/frv/ftiu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftiue.cgs (renamed from sim/testsuite/sim/frv/ftiue.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftiug.cgs (renamed from sim/testsuite/sim/frv/ftiug.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftiuge.cgs (renamed from sim/testsuite/sim/frv/ftiuge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftiul.cgs (renamed from sim/testsuite/sim/frv/ftiul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftle.cgs (renamed from sim/testsuite/sim/frv/ftle.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftlg.cgs (renamed from sim/testsuite/sim/frv/ftlg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftlt.cgs (renamed from sim/testsuite/sim/frv/ftlt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftne.cgs (renamed from sim/testsuite/sim/frv/ftne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftno.cgs (renamed from sim/testsuite/sim/frv/ftno.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/fto.cgs (renamed from sim/testsuite/sim/frv/fto.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftra.cgs (renamed from sim/testsuite/sim/frv/ftra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftu.cgs (renamed from sim/testsuite/sim/frv/ftu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftue.cgs (renamed from sim/testsuite/sim/frv/ftue.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftug.cgs (renamed from sim/testsuite/sim/frv/ftug.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftuge.cgs (renamed from sim/testsuite/sim/frv/ftuge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftul.cgs (renamed from sim/testsuite/sim/frv/ftul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ftule.cgs (renamed from sim/testsuite/sim/frv/ftule.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/grloop.ms (renamed from sim/testsuite/sim/frv/grloop.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/hello.ms (renamed from sim/testsuite/sim/frv/hello.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/icei.cgs (renamed from sim/testsuite/sim/frv/icei.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ici.cgs (renamed from sim/testsuite/sim/frv/ici.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/icpl.cgs (renamed from sim/testsuite/sim/frv/icpl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/icul.cgs (renamed from sim/testsuite/sim/frv/icul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts.exp (renamed from sim/testsuite/sim/frv/interrupts.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/Ipipe-fr400.cgs (renamed from sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/Ipipe-fr500.cgs (renamed from sim/testsuite/sim/frv/interrupts/Ipipe-fr500.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/badalign-fr550.cgs (renamed from sim/testsuite/sim/frv/interrupts/badalign-fr550.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/badalign.cgs (renamed from sim/testsuite/sim/frv/interrupts/badalign.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/compound-fr550.cgs (renamed from sim/testsuite/sim/frv/interrupts/compound-fr550.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/compound.cgs (renamed from sim/testsuite/sim/frv/interrupts/compound.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/data_store_error-fr550.cgs (renamed from sim/testsuite/sim/frv/interrupts/data_store_error-fr550.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/data_store_error.cgs (renamed from sim/testsuite/sim/frv/interrupts/data_store_error.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/fp_exception-fr550.cgs (renamed from sim/testsuite/sim/frv/interrupts/fp_exception-fr550.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/fp_exception.cgs (renamed from sim/testsuite/sim/frv/interrupts/fp_exception.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/illinsn.cgs (renamed from sim/testsuite/sim/frv/interrupts/illinsn.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/insn_access_error-fr550.cgs (renamed from sim/testsuite/sim/frv/interrupts/insn_access_error-fr550.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/insn_access_error.cgs (renamed from sim/testsuite/sim/frv/interrupts/insn_access_error.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/mp_exception.cgs (renamed from sim/testsuite/sim/frv/interrupts/mp_exception.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/privileged_instruction.cgs (renamed from sim/testsuite/sim/frv/interrupts/privileged_instruction.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/regalign.cgs (renamed from sim/testsuite/sim/frv/interrupts/regalign.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/reset.cgs (renamed from sim/testsuite/sim/frv/interrupts/reset.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/shadow_regs.cgs (renamed from sim/testsuite/sim/frv/interrupts/shadow_regs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/interrupts/timer.cgs (renamed from sim/testsuite/sim/frv/interrupts/timer.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/jmpil.cgs (renamed from sim/testsuite/sim/frv/jmpil.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/jmpl.cgs (renamed from sim/testsuite/sim/frv/jmpl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/jmpl.pcgs (renamed from sim/testsuite/sim/frv/jmpl.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ld.cgs (renamed from sim/testsuite/sim/frv/ld.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldbf.cgs (renamed from sim/testsuite/sim/frv/ldbf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldbfi.cgs (renamed from sim/testsuite/sim/frv/ldbfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldbfu.cgs (renamed from sim/testsuite/sim/frv/ldbfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldc.cgs (renamed from sim/testsuite/sim/frv/ldc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldcu.cgs (renamed from sim/testsuite/sim/frv/ldcu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldd.cgs (renamed from sim/testsuite/sim/frv/ldd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lddc.cgs (renamed from sim/testsuite/sim/frv/lddc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lddcu.cgs (renamed from sim/testsuite/sim/frv/lddcu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lddf.cgs (renamed from sim/testsuite/sim/frv/lddf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lddfi.cgs (renamed from sim/testsuite/sim/frv/lddfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lddfu.cgs (renamed from sim/testsuite/sim/frv/lddfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lddi.cgs (renamed from sim/testsuite/sim/frv/lddi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lddu.cgs (renamed from sim/testsuite/sim/frv/lddu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldf.cgs (renamed from sim/testsuite/sim/frv/ldf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldfi.cgs (renamed from sim/testsuite/sim/frv/ldfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldfu.cgs (renamed from sim/testsuite/sim/frv/ldfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldhf.cgs (renamed from sim/testsuite/sim/frv/ldhf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldhfi.cgs (renamed from sim/testsuite/sim/frv/ldhfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldhfu.cgs (renamed from sim/testsuite/sim/frv/ldhfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldi.cgs (renamed from sim/testsuite/sim/frv/ldi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldq.cgs (renamed from sim/testsuite/sim/frv/ldq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldqc.cgs (renamed from sim/testsuite/sim/frv/ldqc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldqcu.cgs (renamed from sim/testsuite/sim/frv/ldqcu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldqf.cgs (renamed from sim/testsuite/sim/frv/ldqf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldqfi.cgs (renamed from sim/testsuite/sim/frv/ldqfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldqfu.cgs (renamed from sim/testsuite/sim/frv/ldqfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldqi.cgs (renamed from sim/testsuite/sim/frv/ldqi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldqu.cgs (renamed from sim/testsuite/sim/frv/ldqu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldsb.cgs (renamed from sim/testsuite/sim/frv/ldsb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldsbi.cgs (renamed from sim/testsuite/sim/frv/ldsbi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldsbu.cgs (renamed from sim/testsuite/sim/frv/ldsbu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldsh.cgs (renamed from sim/testsuite/sim/frv/ldsh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldshi.cgs (renamed from sim/testsuite/sim/frv/ldshi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldshu.cgs (renamed from sim/testsuite/sim/frv/ldshu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldu.cgs (renamed from sim/testsuite/sim/frv/ldu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldub.cgs (renamed from sim/testsuite/sim/frv/ldub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldubi.cgs (renamed from sim/testsuite/sim/frv/ldubi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ldubu.cgs (renamed from sim/testsuite/sim/frv/ldubu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lduh.cgs (renamed from sim/testsuite/sim/frv/lduh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lduhi.cgs (renamed from sim/testsuite/sim/frv/lduhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lduhu.cgs (renamed from sim/testsuite/sim/frv/lduhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/lrbranch.pcgs (renamed from sim/testsuite/sim/frv/lrbranch.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mabshs.cgs (renamed from sim/testsuite/sim/frv/mabshs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/maddhss.cgs (renamed from sim/testsuite/sim/frv/maddhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/maddhus.cgs (renamed from sim/testsuite/sim/frv/maddhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mand.cgs (renamed from sim/testsuite/sim/frv/mand.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/maveh.cgs (renamed from sim/testsuite/sim/frv/maveh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mbtoh.cgs (renamed from sim/testsuite/sim/frv/mbtoh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mbtohe.cgs (renamed from sim/testsuite/sim/frv/mbtohe.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mclracc.cgs (renamed from sim/testsuite/sim/frv/mclracc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcmpsh.cgs (renamed from sim/testsuite/sim/frv/mcmpsh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcmpuh.cgs (renamed from sim/testsuite/sim/frv/mcmpuh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcop1.cgs (renamed from sim/testsuite/sim/frv/mcop1.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcop2.cgs (renamed from sim/testsuite/sim/frv/mcop2.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcplhi.cgs (renamed from sim/testsuite/sim/frv/mcplhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcpli.cgs (renamed from sim/testsuite/sim/frv/mcpli.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcpxis.cgs (renamed from sim/testsuite/sim/frv/mcpxis.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcpxiu.cgs (renamed from sim/testsuite/sim/frv/mcpxiu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcpxrs.cgs (renamed from sim/testsuite/sim/frv/mcpxrs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcpxru.cgs (renamed from sim/testsuite/sim/frv/mcpxru.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcut.cgs (renamed from sim/testsuite/sim/frv/mcut.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcuti.cgs (renamed from sim/testsuite/sim/frv/mcuti.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcutss.cgs (renamed from sim/testsuite/sim/frv/mcutss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mcutssi.cgs (renamed from sim/testsuite/sim/frv/mcutssi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mdaddaccs.cgs (renamed from sim/testsuite/sim/frv/mdaddaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mdasaccs.cgs (renamed from sim/testsuite/sim/frv/mdasaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mdcutssi.cgs (renamed from sim/testsuite/sim/frv/mdcutssi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mdpackh.cgs (renamed from sim/testsuite/sim/frv/mdpackh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mdrotli.cgs (renamed from sim/testsuite/sim/frv/mdrotli.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mdsubaccs.cgs (renamed from sim/testsuite/sim/frv/mdsubaccs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mdunpackh.cgs (renamed from sim/testsuite/sim/frv/mdunpackh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/membar.cgs (renamed from sim/testsuite/sim/frv/membar.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mexpdhd.cgs (renamed from sim/testsuite/sim/frv/mexpdhd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mexpdhw.cgs (renamed from sim/testsuite/sim/frv/mexpdhw.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mhdseth.cgs (renamed from sim/testsuite/sim/frv/mhdseth.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mhdsets.cgs (renamed from sim/testsuite/sim/frv/mhdsets.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mhsethih.cgs (renamed from sim/testsuite/sim/frv/mhsethih.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mhsethis.cgs (renamed from sim/testsuite/sim/frv/mhsethis.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mhsetloh.cgs (renamed from sim/testsuite/sim/frv/mhsetloh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mhsetlos.cgs (renamed from sim/testsuite/sim/frv/mhsetlos.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mhtob.cgs (renamed from sim/testsuite/sim/frv/mhtob.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/misc.exp (renamed from sim/testsuite/sim/frv/misc.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mmachs.cgs (renamed from sim/testsuite/sim/frv/mmachs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mmachu.cgs (renamed from sim/testsuite/sim/frv/mmachu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mmrdhs.cgs (renamed from sim/testsuite/sim/frv/mmrdhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mmrdhu.cgs (renamed from sim/testsuite/sim/frv/mmrdhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mmulhs.cgs (renamed from sim/testsuite/sim/frv/mmulhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mmulhu.cgs (renamed from sim/testsuite/sim/frv/mmulhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mmulxhs.cgs (renamed from sim/testsuite/sim/frv/mmulxhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mmulxhu.cgs (renamed from sim/testsuite/sim/frv/mmulxhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mnop.cgs (renamed from sim/testsuite/sim/frv/mnop.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mnot.cgs (renamed from sim/testsuite/sim/frv/mnot.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mor.cgs (renamed from sim/testsuite/sim/frv/mor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mov.cgs (renamed from sim/testsuite/sim/frv/mov.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/movfg.cgs (renamed from sim/testsuite/sim/frv/movfg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/movfgd.cgs (renamed from sim/testsuite/sim/frv/movfgd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/movfgq.cgs (renamed from sim/testsuite/sim/frv/movfgq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/movgf.cgs (renamed from sim/testsuite/sim/frv/movgf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/movgfd.cgs (renamed from sim/testsuite/sim/frv/movgfd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/movgfq.cgs (renamed from sim/testsuite/sim/frv/movgfq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/movgs.cgs (renamed from sim/testsuite/sim/frv/movgs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/movsg.cgs (renamed from sim/testsuite/sim/frv/movsg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mpackh.cgs (renamed from sim/testsuite/sim/frv/mpackh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqcpxis.cgs (renamed from sim/testsuite/sim/frv/mqcpxis.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqcpxiu.cgs (renamed from sim/testsuite/sim/frv/mqcpxiu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqcpxrs.cgs (renamed from sim/testsuite/sim/frv/mqcpxrs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqcpxru.cgs (renamed from sim/testsuite/sim/frv/mqcpxru.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqlclrhs.cgs (renamed from sim/testsuite/sim/frv/mqlclrhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqlmths.cgs (renamed from sim/testsuite/sim/frv/mqlmths.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqmachs.cgs (renamed from sim/testsuite/sim/frv/mqmachs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqmachu.cgs (renamed from sim/testsuite/sim/frv/mqmachu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqmacxhs.cgs (renamed from sim/testsuite/sim/frv/mqmacxhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqmulhs.cgs (renamed from sim/testsuite/sim/frv/mqmulhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqmulhu.cgs (renamed from sim/testsuite/sim/frv/mqmulhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqmulxhs.cgs (renamed from sim/testsuite/sim/frv/mqmulxhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqmulxhu.cgs (renamed from sim/testsuite/sim/frv/mqmulxhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqsaths.cgs (renamed from sim/testsuite/sim/frv/mqsaths.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqsllhi.cgs (renamed from sim/testsuite/sim/frv/mqsllhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqsrahi.cgs (renamed from sim/testsuite/sim/frv/mqsrahi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqxmachs.cgs (renamed from sim/testsuite/sim/frv/mqxmachs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mqxmacxhs.cgs (renamed from sim/testsuite/sim/frv/mqxmacxhs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mrdacc.cgs (renamed from sim/testsuite/sim/frv/mrdacc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mrdaccg.cgs (renamed from sim/testsuite/sim/frv/mrdaccg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mrotli.cgs (renamed from sim/testsuite/sim/frv/mrotli.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mrotri.cgs (renamed from sim/testsuite/sim/frv/mrotri.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/msaths.cgs (renamed from sim/testsuite/sim/frv/msaths.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/msathu.cgs (renamed from sim/testsuite/sim/frv/msathu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/msllhi.cgs (renamed from sim/testsuite/sim/frv/msllhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/msrahi.cgs (renamed from sim/testsuite/sim/frv/msrahi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/msrlhi.cgs (renamed from sim/testsuite/sim/frv/msrlhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/msubhss.cgs (renamed from sim/testsuite/sim/frv/msubhss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/msubhus.cgs (renamed from sim/testsuite/sim/frv/msubhus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mtrap.cgs (renamed from sim/testsuite/sim/frv/mtrap.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/munpackh.cgs (renamed from sim/testsuite/sim/frv/munpackh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mwcut.cgs (renamed from sim/testsuite/sim/frv/mwcut.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mwcuti.cgs (renamed from sim/testsuite/sim/frv/mwcuti.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mwtacc.cgs (renamed from sim/testsuite/sim/frv/mwtacc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mwtaccg.cgs (renamed from sim/testsuite/sim/frv/mwtaccg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/mxor.cgs (renamed from sim/testsuite/sim/frv/mxor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nandcr.cgs (renamed from sim/testsuite/sim/frv/nandcr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nandncr.cgs (renamed from sim/testsuite/sim/frv/nandncr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfadds.cgs (renamed from sim/testsuite/sim/frv/nfadds.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdadds.cgs (renamed from sim/testsuite/sim/frv/nfdadds.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdcmps.cgs (renamed from sim/testsuite/sim/frv/nfdcmps.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfddivs.cgs (renamed from sim/testsuite/sim/frv/nfddivs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfditos.cgs (renamed from sim/testsuite/sim/frv/nfditos.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdivs.cgs (renamed from sim/testsuite/sim/frv/nfdivs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdmadds.cgs (renamed from sim/testsuite/sim/frv/nfdmadds.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdmas.cgs (renamed from sim/testsuite/sim/frv/nfdmas.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdmss.cgs (renamed from sim/testsuite/sim/frv/nfdmss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdmulcs.cgs (renamed from sim/testsuite/sim/frv/nfdmulcs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdmuls.cgs (renamed from sim/testsuite/sim/frv/nfdmuls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdsads.cgs (renamed from sim/testsuite/sim/frv/nfdsads.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdsqrts.cgs (renamed from sim/testsuite/sim/frv/nfdsqrts.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdstoi.cgs (renamed from sim/testsuite/sim/frv/nfdstoi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfdsubs.cgs (renamed from sim/testsuite/sim/frv/nfdsubs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfitos.cgs (renamed from sim/testsuite/sim/frv/nfitos.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfmadds.cgs (renamed from sim/testsuite/sim/frv/nfmadds.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfmas.cgs (renamed from sim/testsuite/sim/frv/nfmas.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfmss.cgs (renamed from sim/testsuite/sim/frv/nfmss.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfmsubs.cgs (renamed from sim/testsuite/sim/frv/nfmsubs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfmuls.cgs (renamed from sim/testsuite/sim/frv/nfmuls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfsqrts.cgs (renamed from sim/testsuite/sim/frv/nfsqrts.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfstoi.cgs (renamed from sim/testsuite/sim/frv/nfstoi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nfsubs.cgs (renamed from sim/testsuite/sim/frv/nfsubs.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nld.cgs (renamed from sim/testsuite/sim/frv/nld.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldbf.cgs (renamed from sim/testsuite/sim/frv/nldbf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldbfi.cgs (renamed from sim/testsuite/sim/frv/nldbfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldbfu.cgs (renamed from sim/testsuite/sim/frv/nldbfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldd.cgs (renamed from sim/testsuite/sim/frv/nldd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nlddf.cgs (renamed from sim/testsuite/sim/frv/nlddf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nlddfi.cgs (renamed from sim/testsuite/sim/frv/nlddfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nlddfu.cgs (renamed from sim/testsuite/sim/frv/nlddfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nlddi.cgs (renamed from sim/testsuite/sim/frv/nlddi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nlddu.cgs (renamed from sim/testsuite/sim/frv/nlddu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldf.cgs (renamed from sim/testsuite/sim/frv/nldf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldfi.cgs (renamed from sim/testsuite/sim/frv/nldfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldfu.cgs (renamed from sim/testsuite/sim/frv/nldfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldhf.cgs (renamed from sim/testsuite/sim/frv/nldhf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldhfi.cgs (renamed from sim/testsuite/sim/frv/nldhfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldhfu.cgs (renamed from sim/testsuite/sim/frv/nldhfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldi.cgs (renamed from sim/testsuite/sim/frv/nldi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldq.cgs (renamed from sim/testsuite/sim/frv/nldq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldqf.cgs (renamed from sim/testsuite/sim/frv/nldqf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldqfi.cgs (renamed from sim/testsuite/sim/frv/nldqfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldqfu.cgs (renamed from sim/testsuite/sim/frv/nldqfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldqu.cgs (renamed from sim/testsuite/sim/frv/nldqu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldsb.cgs (renamed from sim/testsuite/sim/frv/nldsb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldsbi.cgs (renamed from sim/testsuite/sim/frv/nldsbi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldsbu.cgs (renamed from sim/testsuite/sim/frv/nldsbu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldsh.cgs (renamed from sim/testsuite/sim/frv/nldsh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldshi.cgs (renamed from sim/testsuite/sim/frv/nldshi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldshu.cgs (renamed from sim/testsuite/sim/frv/nldshu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldu.cgs (renamed from sim/testsuite/sim/frv/nldu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldub.cgs (renamed from sim/testsuite/sim/frv/nldub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldubi.cgs (renamed from sim/testsuite/sim/frv/nldubi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nldubu.cgs (renamed from sim/testsuite/sim/frv/nldubu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nlduh.cgs (renamed from sim/testsuite/sim/frv/nlduh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nlduhi.cgs (renamed from sim/testsuite/sim/frv/nlduhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nlduhu.cgs (renamed from sim/testsuite/sim/frv/nlduhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nop.cgs (renamed from sim/testsuite/sim/frv/nop.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/norcr.cgs (renamed from sim/testsuite/sim/frv/norcr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/norncr.cgs (renamed from sim/testsuite/sim/frv/norncr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/not.cgs (renamed from sim/testsuite/sim/frv/not.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/notcr.cgs (renamed from sim/testsuite/sim/frv/notcr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nsdiv.cgs (renamed from sim/testsuite/sim/frv/nsdiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nsdivi.cgs (renamed from sim/testsuite/sim/frv/nsdivi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nudiv.cgs (renamed from sim/testsuite/sim/frv/nudiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/nudivi.cgs (renamed from sim/testsuite/sim/frv/nudivi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/or.cgs (renamed from sim/testsuite/sim/frv/or.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/orcc.cgs (renamed from sim/testsuite/sim/frv/orcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/orcr.cgs (renamed from sim/testsuite/sim/frv/orcr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ori.cgs (renamed from sim/testsuite/sim/frv/ori.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/oricc.cgs (renamed from sim/testsuite/sim/frv/oricc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/orncr.cgs (renamed from sim/testsuite/sim/frv/orncr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/parallel.exp (renamed from sim/testsuite/sim/frv/parallel.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/ret.cgs (renamed from sim/testsuite/sim/frv/ret.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/rett.cgs (renamed from sim/testsuite/sim/frv/rett.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/scan.cgs (renamed from sim/testsuite/sim/frv/scan.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/scani.cgs (renamed from sim/testsuite/sim/frv/scani.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sdiv.cgs (renamed from sim/testsuite/sim/frv/sdiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sdivi.cgs (renamed from sim/testsuite/sim/frv/sdivi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sethi.cgs (renamed from sim/testsuite/sim/frv/sethi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sethilo.pcgs (renamed from sim/testsuite/sim/frv/sethilo.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/setlo.cgs (renamed from sim/testsuite/sim/frv/setlo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/setlos.cgs (renamed from sim/testsuite/sim/frv/setlos.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sll.cgs (renamed from sim/testsuite/sim/frv/sll.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sllcc.cgs (renamed from sim/testsuite/sim/frv/sllcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/slli.cgs (renamed from sim/testsuite/sim/frv/slli.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sllicc.cgs (renamed from sim/testsuite/sim/frv/sllicc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/smul.cgs (renamed from sim/testsuite/sim/frv/smul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/smulcc.cgs (renamed from sim/testsuite/sim/frv/smulcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/smuli.cgs (renamed from sim/testsuite/sim/frv/smuli.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/smulicc.cgs (renamed from sim/testsuite/sim/frv/smulicc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sra.cgs (renamed from sim/testsuite/sim/frv/sra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sracc.cgs (renamed from sim/testsuite/sim/frv/sracc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/srai.cgs (renamed from sim/testsuite/sim/frv/srai.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sraicc.cgs (renamed from sim/testsuite/sim/frv/sraicc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/srl.cgs (renamed from sim/testsuite/sim/frv/srl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/srlcc.cgs (renamed from sim/testsuite/sim/frv/srlcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/srli.cgs (renamed from sim/testsuite/sim/frv/srli.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/srlicc.cgs (renamed from sim/testsuite/sim/frv/srlicc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/st.cgs (renamed from sim/testsuite/sim/frv/st.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stb.cgs (renamed from sim/testsuite/sim/frv/stb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stbf.cgs (renamed from sim/testsuite/sim/frv/stbf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stbfi.cgs (renamed from sim/testsuite/sim/frv/stbfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stbfu.cgs (renamed from sim/testsuite/sim/frv/stbfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stbi.cgs (renamed from sim/testsuite/sim/frv/stbi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stbu.cgs (renamed from sim/testsuite/sim/frv/stbu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stc.cgs (renamed from sim/testsuite/sim/frv/stc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stcu.cgs (renamed from sim/testsuite/sim/frv/stcu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/std.cgs (renamed from sim/testsuite/sim/frv/std.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/std.pcgs (renamed from sim/testsuite/sim/frv/std.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stdc.cgs (renamed from sim/testsuite/sim/frv/stdc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stdc.pcgs (renamed from sim/testsuite/sim/frv/stdc.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stdcu.cgs (renamed from sim/testsuite/sim/frv/stdcu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stdf.cgs (renamed from sim/testsuite/sim/frv/stdf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stdf.pcgs (renamed from sim/testsuite/sim/frv/stdf.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stdfi.cgs (renamed from sim/testsuite/sim/frv/stdfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stdfu.cgs (renamed from sim/testsuite/sim/frv/stdfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stdi.cgs (renamed from sim/testsuite/sim/frv/stdi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stdu.cgs (renamed from sim/testsuite/sim/frv/stdu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stf.cgs (renamed from sim/testsuite/sim/frv/stf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stfi.cgs (renamed from sim/testsuite/sim/frv/stfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stfu.cgs (renamed from sim/testsuite/sim/frv/stfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sth.cgs (renamed from sim/testsuite/sim/frv/sth.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sthf.cgs (renamed from sim/testsuite/sim/frv/sthf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sthfi.cgs (renamed from sim/testsuite/sim/frv/sthfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sthfu.cgs (renamed from sim/testsuite/sim/frv/sthfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sthi.cgs (renamed from sim/testsuite/sim/frv/sthi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sthu.cgs (renamed from sim/testsuite/sim/frv/sthu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sti.cgs (renamed from sim/testsuite/sim/frv/sti.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stq.cgs (renamed from sim/testsuite/sim/frv/stq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stq.pcgs (renamed from sim/testsuite/sim/frv/stq.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stqc.cgs (renamed from sim/testsuite/sim/frv/stqc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stqc.pcgs (renamed from sim/testsuite/sim/frv/stqc.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stqcu.cgs (renamed from sim/testsuite/sim/frv/stqcu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stqf.cgs (renamed from sim/testsuite/sim/frv/stqf.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stqf.pcgs (renamed from sim/testsuite/sim/frv/stqf.pcgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stqfi.cgs (renamed from sim/testsuite/sim/frv/stqfi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stqfu.cgs (renamed from sim/testsuite/sim/frv/stqfu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stqi.cgs (renamed from sim/testsuite/sim/frv/stqi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stqu.cgs (renamed from sim/testsuite/sim/frv/stqu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/stu.cgs (renamed from sim/testsuite/sim/frv/stu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/sub.cgs (renamed from sim/testsuite/sim/frv/sub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/subcc.cgs (renamed from sim/testsuite/sim/frv/subcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/subi.cgs (renamed from sim/testsuite/sim/frv/subi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/subicc.cgs (renamed from sim/testsuite/sim/frv/subicc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/subx.cgs (renamed from sim/testsuite/sim/frv/subx.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/subxcc.cgs (renamed from sim/testsuite/sim/frv/subxcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/subxi.cgs (renamed from sim/testsuite/sim/frv/subxi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/subxicc.cgs (renamed from sim/testsuite/sim/frv/subxicc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/swap.cgs (renamed from sim/testsuite/sim/frv/swap.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/swapi.cgs (renamed from sim/testsuite/sim/frv/swapi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tc.cgs (renamed from sim/testsuite/sim/frv/tc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/teq.cgs (renamed from sim/testsuite/sim/frv/teq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/testutils.inc (renamed from sim/testsuite/sim/frv/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tge.cgs (renamed from sim/testsuite/sim/frv/tge.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tgt.cgs (renamed from sim/testsuite/sim/frv/tgt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/thi.cgs (renamed from sim/testsuite/sim/frv/thi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tic.cgs (renamed from sim/testsuite/sim/frv/tic.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tieq.cgs (renamed from sim/testsuite/sim/frv/tieq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tige.cgs (renamed from sim/testsuite/sim/frv/tige.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tigt.cgs (renamed from sim/testsuite/sim/frv/tigt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tihi.cgs (renamed from sim/testsuite/sim/frv/tihi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tile.cgs (renamed from sim/testsuite/sim/frv/tile.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tils.cgs (renamed from sim/testsuite/sim/frv/tils.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tilt.cgs (renamed from sim/testsuite/sim/frv/tilt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tin.cgs (renamed from sim/testsuite/sim/frv/tin.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tinc.cgs (renamed from sim/testsuite/sim/frv/tinc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tine.cgs (renamed from sim/testsuite/sim/frv/tine.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tino.cgs (renamed from sim/testsuite/sim/frv/tino.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tinv.cgs (renamed from sim/testsuite/sim/frv/tinv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tip.cgs (renamed from sim/testsuite/sim/frv/tip.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tira.cgs (renamed from sim/testsuite/sim/frv/tira.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tiv.cgs (renamed from sim/testsuite/sim/frv/tiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tle.cgs (renamed from sim/testsuite/sim/frv/tle.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tls.cgs (renamed from sim/testsuite/sim/frv/tls.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tlt.cgs (renamed from sim/testsuite/sim/frv/tlt.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tn.cgs (renamed from sim/testsuite/sim/frv/tn.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tnc.cgs (renamed from sim/testsuite/sim/frv/tnc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tne.cgs (renamed from sim/testsuite/sim/frv/tne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tno.cgs (renamed from sim/testsuite/sim/frv/tno.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tnv.cgs (renamed from sim/testsuite/sim/frv/tnv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tp.cgs (renamed from sim/testsuite/sim/frv/tp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tra.cgs (renamed from sim/testsuite/sim/frv/tra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/tv.cgs (renamed from sim/testsuite/sim/frv/tv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/udiv.cgs (renamed from sim/testsuite/sim/frv/udiv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/udivi.cgs (renamed from sim/testsuite/sim/frv/udivi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/umul.cgs (renamed from sim/testsuite/sim/frv/umul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/umulcc.cgs (renamed from sim/testsuite/sim/frv/umulcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/umuli.cgs (renamed from sim/testsuite/sim/frv/umuli.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/umulicc.cgs (renamed from sim/testsuite/sim/frv/umulicc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/xor.cgs (renamed from sim/testsuite/sim/frv/xor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/xorcc.cgs (renamed from sim/testsuite/sim/frv/xorcc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/xorcr.cgs (renamed from sim/testsuite/sim/frv/xorcr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/xori.cgs (renamed from sim/testsuite/sim/frv/xori.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/frv/xoricc.cgs (renamed from sim/testsuite/sim/frv/xoricc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/ft32/ChangeLog (renamed from sim/testsuite/sim/ft32/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/ft32/allinsn.exp (renamed from sim/testsuite/sim/ft32/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/ft32/basic.s (renamed from sim/testsuite/sim/ft32/basic.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/ft32/testutils.inc (renamed from sim/testsuite/sim/ft32/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/ChangeLog (renamed from sim/testsuite/sim/h8300/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/addb.s (renamed from sim/testsuite/sim/h8300/addb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/addl.s (renamed from sim/testsuite/sim/h8300/addl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/adds.s (renamed from sim/testsuite/sim/h8300/adds.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/addw.s (renamed from sim/testsuite/sim/h8300/addw.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/addx.s (renamed from sim/testsuite/sim/h8300/addx.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/allinsn.exp (renamed from sim/testsuite/sim/h8300/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/andb.s (renamed from sim/testsuite/sim/h8300/andb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/andl.s (renamed from sim/testsuite/sim/h8300/andl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/andw.s (renamed from sim/testsuite/sim/h8300/andw.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/band.s (renamed from sim/testsuite/sim/h8300/band.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/bfld.s (renamed from sim/testsuite/sim/h8300/bfld.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/biand.s (renamed from sim/testsuite/sim/h8300/biand.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/bra.s (renamed from sim/testsuite/sim/h8300/bra.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/brabc.s (renamed from sim/testsuite/sim/h8300/brabc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/bset.s (renamed from sim/testsuite/sim/h8300/bset.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/cmpb.s (renamed from sim/testsuite/sim/h8300/cmpb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/cmpl.s (renamed from sim/testsuite/sim/h8300/cmpl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/cmpw.s (renamed from sim/testsuite/sim/h8300/cmpw.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/daa.s (renamed from sim/testsuite/sim/h8300/daa.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/das.s (renamed from sim/testsuite/sim/h8300/das.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/dec.s (renamed from sim/testsuite/sim/h8300/dec.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/div.s (renamed from sim/testsuite/sim/h8300/div.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/extl.s (renamed from sim/testsuite/sim/h8300/extl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/extw.s (renamed from sim/testsuite/sim/h8300/extw.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/inc.s (renamed from sim/testsuite/sim/h8300/inc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/jmp.s (renamed from sim/testsuite/sim/h8300/jmp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/ldc.s (renamed from sim/testsuite/sim/h8300/ldc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/ldm.s (renamed from sim/testsuite/sim/h8300/ldm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/mac.s (renamed from sim/testsuite/sim/h8300/mac.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/mova.s (renamed from sim/testsuite/sim/h8300/mova.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/movb.s (renamed from sim/testsuite/sim/h8300/movb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/movl.s (renamed from sim/testsuite/sim/h8300/movl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/movmd.s (renamed from sim/testsuite/sim/h8300/movmd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/movsd.s (renamed from sim/testsuite/sim/h8300/movsd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/movw.s (renamed from sim/testsuite/sim/h8300/movw.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/mul.s (renamed from sim/testsuite/sim/h8300/mul.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/neg.s (renamed from sim/testsuite/sim/h8300/neg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/nop.s (renamed from sim/testsuite/sim/h8300/nop.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/not.s (renamed from sim/testsuite/sim/h8300/not.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/orb.s (renamed from sim/testsuite/sim/h8300/orb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/orl.s (renamed from sim/testsuite/sim/h8300/orl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/orw.s (renamed from sim/testsuite/sim/h8300/orw.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/rotl.s (renamed from sim/testsuite/sim/h8300/rotl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/rotr.s (renamed from sim/testsuite/sim/h8300/rotr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/rotxl.s (renamed from sim/testsuite/sim/h8300/rotxl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/rotxr.s (renamed from sim/testsuite/sim/h8300/rotxr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/shal.s (renamed from sim/testsuite/sim/h8300/shal.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/shar.s (renamed from sim/testsuite/sim/h8300/shar.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/shll.s (renamed from sim/testsuite/sim/h8300/shll.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/shlr.s (renamed from sim/testsuite/sim/h8300/shlr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/stack.s (renamed from sim/testsuite/sim/h8300/stack.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/stc.s (renamed from sim/testsuite/sim/h8300/stc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/subb.s (renamed from sim/testsuite/sim/h8300/subb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/subl.s (renamed from sim/testsuite/sim/h8300/subl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/subs.s (renamed from sim/testsuite/sim/h8300/subs.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/subw.s (renamed from sim/testsuite/sim/h8300/subw.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/subx.s (renamed from sim/testsuite/sim/h8300/subx.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/tas.s (renamed from sim/testsuite/sim/h8300/tas.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/testutils.inc (renamed from sim/testsuite/sim/h8300/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/xorb.s (renamed from sim/testsuite/sim/h8300/xorb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/xorl.s (renamed from sim/testsuite/sim/h8300/xorl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/h8300/xorw.s (renamed from sim/testsuite/sim/h8300/xorw.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/iq2000/ChangeLog (renamed from sim/testsuite/sim/iq2000/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/iq2000/allinsn.exp (renamed from sim/testsuite/sim/iq2000/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/iq2000/pass.s (renamed from sim/testsuite/sim/iq2000/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/iq2000/testutils.inc (renamed from sim/testsuite/sim/iq2000/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/lm32/ChangeLog (renamed from sim/testsuite/sim/lm32/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/lm32/allinsn.exp (renamed from sim/testsuite/sim/lm32/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/lm32/pass.s (renamed from sim/testsuite/sim/lm32/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/lm32/testutils.inc (renamed from sim/testsuite/sim/lm32/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32c/ChangeLog (renamed from sim/testsuite/sim/m32c/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32c/allinsn.exp (renamed from sim/testsuite/sim/m32c/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32c/blinky.s (renamed from sim/testsuite/sim/m32c/blinky.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32c/fail.s (renamed from sim/testsuite/sim/m32c/fail.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32c/gloss.s (renamed from sim/testsuite/sim/m32c/gloss.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32c/pass.s (renamed from sim/testsuite/sim/m32c/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32c/sample.ld (renamed from sim/testsuite/sim/m32c/sample.ld) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32c/sample.s (renamed from sim/testsuite/sim/m32c/sample.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32c/sample2.c (renamed from sim/testsuite/sim/m32c/sample2.c) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32c/testutils.inc (renamed from sim/testsuite/sim/m32c/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ChangeLog (renamed from sim/testsuite/sim/m32r/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/add.cgs (renamed from sim/testsuite/sim/m32r/add.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/add3.cgs (renamed from sim/testsuite/sim/m32r/add3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/addi.cgs (renamed from sim/testsuite/sim/m32r/addi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/addv.cgs (renamed from sim/testsuite/sim/m32r/addv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/addv3.cgs (renamed from sim/testsuite/sim/m32r/addv3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/addx.cgs (renamed from sim/testsuite/sim/m32r/addx.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/allinsn.exp (renamed from sim/testsuite/sim/m32r/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/and.cgs (renamed from sim/testsuite/sim/m32r/and.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/and3.cgs (renamed from sim/testsuite/sim/m32r/and3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bc24.cgs (renamed from sim/testsuite/sim/m32r/bc24.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bc8.cgs (renamed from sim/testsuite/sim/m32r/bc8.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/beq.cgs (renamed from sim/testsuite/sim/m32r/beq.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/beqz.cgs (renamed from sim/testsuite/sim/m32r/beqz.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bgez.cgs (renamed from sim/testsuite/sim/m32r/bgez.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bgtz.cgs (renamed from sim/testsuite/sim/m32r/bgtz.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bl24.cgs (renamed from sim/testsuite/sim/m32r/bl24.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bl8.cgs (renamed from sim/testsuite/sim/m32r/bl8.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/blez.cgs (renamed from sim/testsuite/sim/m32r/blez.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bltz.cgs (renamed from sim/testsuite/sim/m32r/bltz.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bnc24.cgs (renamed from sim/testsuite/sim/m32r/bnc24.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bnc8.cgs (renamed from sim/testsuite/sim/m32r/bnc8.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bne.cgs (renamed from sim/testsuite/sim/m32r/bne.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bnez.cgs (renamed from sim/testsuite/sim/m32r/bnez.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bra24.cgs (renamed from sim/testsuite/sim/m32r/bra24.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/bra8.cgs (renamed from sim/testsuite/sim/m32r/bra8.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/cmp.cgs (renamed from sim/testsuite/sim/m32r/cmp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/cmpi.cgs (renamed from sim/testsuite/sim/m32r/cmpi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/cmpu.cgs (renamed from sim/testsuite/sim/m32r/cmpu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/cmpui.cgs (renamed from sim/testsuite/sim/m32r/cmpui.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/div.cgs (renamed from sim/testsuite/sim/m32r/div.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/divu.cgs (renamed from sim/testsuite/sim/m32r/divu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/exit47.ms (renamed from sim/testsuite/sim/m32r/exit47.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/hello.ms (renamed from sim/testsuite/sim/m32r/hello.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/hw-trap.ms (renamed from sim/testsuite/sim/m32r/hw-trap.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/jl.cgs (renamed from sim/testsuite/sim/m32r/jl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/jmp.cgs (renamed from sim/testsuite/sim/m32r/jmp.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ld-d.cgs (renamed from sim/testsuite/sim/m32r/ld-d.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ld-plus.cgs (renamed from sim/testsuite/sim/m32r/ld-plus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ld.cgs (renamed from sim/testsuite/sim/m32r/ld.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ld24.cgs (renamed from sim/testsuite/sim/m32r/ld24.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ldb-d.cgs (renamed from sim/testsuite/sim/m32r/ldb-d.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ldb.cgs (renamed from sim/testsuite/sim/m32r/ldb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ldh-d.cgs (renamed from sim/testsuite/sim/m32r/ldh-d.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ldh.cgs (renamed from sim/testsuite/sim/m32r/ldh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ldi16.cgs (renamed from sim/testsuite/sim/m32r/ldi16.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ldi8.cgs (renamed from sim/testsuite/sim/m32r/ldi8.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ldub-d.cgs (renamed from sim/testsuite/sim/m32r/ldub-d.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/ldub.cgs (renamed from sim/testsuite/sim/m32r/ldub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/lduh-d.cgs (renamed from sim/testsuite/sim/m32r/lduh-d.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/lduh.cgs (renamed from sim/testsuite/sim/m32r/lduh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/lock.cgs (renamed from sim/testsuite/sim/m32r/lock.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/machi.cgs (renamed from sim/testsuite/sim/m32r/machi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/maclo.cgs (renamed from sim/testsuite/sim/m32r/maclo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/macwhi.cgs (renamed from sim/testsuite/sim/m32r/macwhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/macwlo.cgs (renamed from sim/testsuite/sim/m32r/macwlo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/misc.exp (renamed from sim/testsuite/sim/m32r/misc.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mul.cgs (renamed from sim/testsuite/sim/m32r/mul.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mulhi.cgs (renamed from sim/testsuite/sim/m32r/mulhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mullo.cgs (renamed from sim/testsuite/sim/m32r/mullo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mulwhi.cgs (renamed from sim/testsuite/sim/m32r/mulwhi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mulwlo.cgs (renamed from sim/testsuite/sim/m32r/mulwlo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mv.cgs (renamed from sim/testsuite/sim/m32r/mv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mvfachi.cgs (renamed from sim/testsuite/sim/m32r/mvfachi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mvfaclo.cgs (renamed from sim/testsuite/sim/m32r/mvfaclo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mvfacmi.cgs (renamed from sim/testsuite/sim/m32r/mvfacmi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mvfc.cgs (renamed from sim/testsuite/sim/m32r/mvfc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mvtachi.cgs (renamed from sim/testsuite/sim/m32r/mvtachi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mvtaclo.cgs (renamed from sim/testsuite/sim/m32r/mvtaclo.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/mvtc.cgs (renamed from sim/testsuite/sim/m32r/mvtc.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/neg.cgs (renamed from sim/testsuite/sim/m32r/neg.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/nop.cgs (renamed from sim/testsuite/sim/m32r/nop.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/not.cgs (renamed from sim/testsuite/sim/m32r/not.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/or.cgs (renamed from sim/testsuite/sim/m32r/or.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/or3.cgs (renamed from sim/testsuite/sim/m32r/or3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/rac.cgs (renamed from sim/testsuite/sim/m32r/rac.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/rach.cgs (renamed from sim/testsuite/sim/m32r/rach.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/rem.cgs (renamed from sim/testsuite/sim/m32r/rem.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/remu.cgs (renamed from sim/testsuite/sim/m32r/remu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/rte.cgs (renamed from sim/testsuite/sim/m32r/rte.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/seth.cgs (renamed from sim/testsuite/sim/m32r/seth.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/sll.cgs (renamed from sim/testsuite/sim/m32r/sll.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/sll3.cgs (renamed from sim/testsuite/sim/m32r/sll3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/slli.cgs (renamed from sim/testsuite/sim/m32r/slli.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/sra.cgs (renamed from sim/testsuite/sim/m32r/sra.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/sra3.cgs (renamed from sim/testsuite/sim/m32r/sra3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/srai.cgs (renamed from sim/testsuite/sim/m32r/srai.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/srl.cgs (renamed from sim/testsuite/sim/m32r/srl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/srl3.cgs (renamed from sim/testsuite/sim/m32r/srl3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/srli.cgs (renamed from sim/testsuite/sim/m32r/srli.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/st-d.cgs (renamed from sim/testsuite/sim/m32r/st-d.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/st-minus.cgs (renamed from sim/testsuite/sim/m32r/st-minus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/st-plus.cgs (renamed from sim/testsuite/sim/m32r/st-plus.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/st.cgs (renamed from sim/testsuite/sim/m32r/st.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/stb-d.cgs (renamed from sim/testsuite/sim/m32r/stb-d.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/stb.cgs (renamed from sim/testsuite/sim/m32r/stb.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/sth-d.cgs (renamed from sim/testsuite/sim/m32r/sth-d.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/sth.cgs (renamed from sim/testsuite/sim/m32r/sth.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/sub.cgs (renamed from sim/testsuite/sim/m32r/sub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/subv.cgs (renamed from sim/testsuite/sim/m32r/subv.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/subx.cgs (renamed from sim/testsuite/sim/m32r/subx.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/testutils.inc (renamed from sim/testsuite/sim/m32r/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/trap.cgs (renamed from sim/testsuite/sim/m32r/trap.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/unlock.cgs (renamed from sim/testsuite/sim/m32r/unlock.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/uread16.ms (renamed from sim/testsuite/sim/m32r/uread16.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/uread32.ms (renamed from sim/testsuite/sim/m32r/uread32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/uwrite16.ms (renamed from sim/testsuite/sim/m32r/uwrite16.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/uwrite32.ms (renamed from sim/testsuite/sim/m32r/uwrite32.ms) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/xor.cgs (renamed from sim/testsuite/sim/m32r/xor.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m32r/xor3.cgs (renamed from sim/testsuite/sim/m32r/xor3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/m68hc11/ChangeLog (renamed from sim/testsuite/sim/m68hc11/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/m68hc11/allinsn.exp (renamed from sim/testsuite/sim/m68hc11/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/m68hc11/pass.s (renamed from sim/testsuite/sim/m68hc11/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/m68hc11/testutils.inc (renamed from sim/testsuite/sim/m68hc11/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/mcore/ChangeLog (renamed from sim/testsuite/sim/mcore/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/mcore/allinsn.exp (renamed from sim/testsuite/sim/mcore/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/mcore/fail.s (renamed from sim/testsuite/sim/mcore/fail.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mcore/pass.s (renamed from sim/testsuite/sim/mcore/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mcore/testutils.inc (renamed from sim/testsuite/sim/mcore/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/microblaze/ChangeLog (renamed from sim/testsuite/sim/microblaze/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/microblaze/allinsn.exp (renamed from sim/testsuite/sim/microblaze/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/microblaze/pass.s (renamed from sim/testsuite/sim/microblaze/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/microblaze/testutils.inc (renamed from sim/testsuite/sim/microblaze/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/ChangeLog (renamed from sim/testsuite/sim/mips/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/basic.exp (renamed from sim/testsuite/sim/mips/basic.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/fpu64-ps-sb1.s (renamed from sim/testsuite/sim/mips/fpu64-ps-sb1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/fpu64-ps.s (renamed from sim/testsuite/sim/mips/fpu64-ps.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/hilo-hazard-1.s (renamed from sim/testsuite/sim/mips/hilo-hazard-1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/hilo-hazard-2.s (renamed from sim/testsuite/sim/mips/hilo-hazard-2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/hilo-hazard-3.s (renamed from sim/testsuite/sim/mips/hilo-hazard-3.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/hilo-hazard-4.s (renamed from sim/testsuite/sim/mips/hilo-hazard-4.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/mdmx-ob-sb1.s (renamed from sim/testsuite/sim/mips/mdmx-ob-sb1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/mdmx-ob.s (renamed from sim/testsuite/sim/mips/mdmx-ob.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/mips32-dsp.s (renamed from sim/testsuite/sim/mips/mips32-dsp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/mips32-dsp2.s (renamed from sim/testsuite/sim/mips/mips32-dsp2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/sanity.s (renamed from sim/testsuite/sim/mips/sanity.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/testutils.inc (renamed from sim/testsuite/sim/mips/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/utils-dsp.inc (renamed from sim/testsuite/sim/mips/utils-dsp.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/utils-fpu.inc (renamed from sim/testsuite/sim/mips/utils-fpu.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/mips/utils-mdmx.inc (renamed from sim/testsuite/sim/mips/utils-mdmx.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/mn10300/ChangeLog (renamed from sim/testsuite/sim/mn10300/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/mn10300/allinsn.exp (renamed from sim/testsuite/sim/mn10300/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/mn10300/pass.s (renamed from sim/testsuite/sim/mn10300/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/mn10300/testutils.inc (renamed from sim/testsuite/sim/mn10300/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/moxie/ChangeLog (renamed from sim/testsuite/sim/moxie/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/moxie/allinsn.exp (renamed from sim/testsuite/sim/moxie/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/moxie/pass.s (renamed from sim/testsuite/sim/moxie/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/moxie/testutils.inc (renamed from sim/testsuite/sim/moxie/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/msp430/ChangeLog (renamed from sim/testsuite/sim/msp430/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/msp430/add.s (renamed from sim/testsuite/sim/msp430/add.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/msp430/allinsn.exp (renamed from sim/testsuite/sim/msp430/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/msp430/mpyull_hwmult.s (renamed from sim/testsuite/sim/msp430/mpyull_hwmult.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/msp430/rrux.s (renamed from sim/testsuite/sim/msp430/rrux.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/msp430/testutils.inc (renamed from sim/testsuite/sim/msp430/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/ChangeLog (renamed from sim/testsuite/sim/or1k/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/add.S (renamed from sim/testsuite/sim/or1k/add.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/adrp.S (renamed from sim/testsuite/sim/or1k/adrp.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/alltests.exp (renamed from sim/testsuite/sim/or1k/alltests.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/and.S (renamed from sim/testsuite/sim/or1k/and.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/basic.S (renamed from sim/testsuite/sim/or1k/basic.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/div.S (renamed from sim/testsuite/sim/or1k/div.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/ext.S (renamed from sim/testsuite/sim/or1k/ext.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/find.S (renamed from sim/testsuite/sim/or1k/find.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/flag.S (renamed from sim/testsuite/sim/or1k/flag.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/fpu-unordered.S (renamed from sim/testsuite/sim/or1k/fpu-unordered.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/fpu.S (renamed from sim/testsuite/sim/or1k/fpu.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/fpu64a32-unordered.S (renamed from sim/testsuite/sim/or1k/fpu64a32-unordered.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/fpu64a32.S (renamed from sim/testsuite/sim/or1k/fpu64a32.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/jump.S (renamed from sim/testsuite/sim/or1k/jump.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/load.S (renamed from sim/testsuite/sim/or1k/load.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/mac.S (renamed from sim/testsuite/sim/or1k/mac.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/mfspr.S (renamed from sim/testsuite/sim/or1k/mfspr.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/mul.S (renamed from sim/testsuite/sim/or1k/mul.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/or.S (renamed from sim/testsuite/sim/or1k/or.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/or1k-asm-test-env.h (renamed from sim/testsuite/sim/or1k/or1k-asm-test-env.h) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/or1k-asm-test-helpers.h (renamed from sim/testsuite/sim/or1k/or1k-asm-test-helpers.h) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/or1k-asm-test.h (renamed from sim/testsuite/sim/or1k/or1k-asm-test.h) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/or1k-asm.h (renamed from sim/testsuite/sim/or1k/or1k-asm.h) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/or1k-test.ld (renamed from sim/testsuite/sim/or1k/or1k-test.ld) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/ror.S (renamed from sim/testsuite/sim/or1k/ror.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/shift.S (renamed from sim/testsuite/sim/or1k/shift.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/spr-defs.h (renamed from sim/testsuite/sim/or1k/spr-defs.h) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/sub.S (renamed from sim/testsuite/sim/or1k/sub.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/or1k/xor.S (renamed from sim/testsuite/sim/or1k/xor.S) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/ChangeLog (renamed from sim/testsuite/sim/pru/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/add.s (renamed from sim/testsuite/sim/pru/add.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/allinsn.exp (renamed from sim/testsuite/sim/pru/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/dmem-zero-pass.s (renamed from sim/testsuite/sim/pru/dmem-zero-pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/dmem-zero-trap.s (renamed from sim/testsuite/sim/pru/dmem-zero-trap.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/dram.s (renamed from sim/testsuite/sim/pru/dram.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/jmp.s (renamed from sim/testsuite/sim/pru/jmp.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/lmbd.s (renamed from sim/testsuite/sim/pru/lmbd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/loop-imm.s (renamed from sim/testsuite/sim/pru/loop-imm.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/loop-reg.s (renamed from sim/testsuite/sim/pru/loop-reg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/mul.s (renamed from sim/testsuite/sim/pru/mul.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/subreg.s (renamed from sim/testsuite/sim/pru/subreg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/pru/testutils.inc (renamed from sim/testsuite/sim/pru/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/ChangeLog (renamed from sim/testsuite/sim/sh/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/add.s (renamed from sim/testsuite/sim/sh/add.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/allinsn.exp (renamed from sim/testsuite/sim/sh/allinsn.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/and.s (renamed from sim/testsuite/sim/sh/and.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/bandor.s (renamed from sim/testsuite/sim/sh/bandor.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/bandornot.s (renamed from sim/testsuite/sim/sh/bandornot.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/bclr.s (renamed from sim/testsuite/sim/sh/bclr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/bld.s (renamed from sim/testsuite/sim/sh/bld.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/bldnot.s (renamed from sim/testsuite/sim/sh/bldnot.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/bset.s (renamed from sim/testsuite/sim/sh/bset.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/bst.s (renamed from sim/testsuite/sim/sh/bst.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/bxor.s (renamed from sim/testsuite/sim/sh/bxor.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/clip.s (renamed from sim/testsuite/sim/sh/clip.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/div.s (renamed from sim/testsuite/sim/sh/div.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/dmxy.s (renamed from sim/testsuite/sim/sh/dmxy.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fabs.s (renamed from sim/testsuite/sim/sh/fabs.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fadd.s (renamed from sim/testsuite/sim/sh/fadd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fail.s (renamed from sim/testsuite/sim/sh/fail.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fcmpeq.s (renamed from sim/testsuite/sim/sh/fcmpeq.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fcmpgt.s (renamed from sim/testsuite/sim/sh/fcmpgt.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fcnvds.s (renamed from sim/testsuite/sim/sh/fcnvds.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fcnvsd.s (renamed from sim/testsuite/sim/sh/fcnvsd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fdiv.s (renamed from sim/testsuite/sim/sh/fdiv.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fipr.s (renamed from sim/testsuite/sim/sh/fipr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fldi0.s (renamed from sim/testsuite/sim/sh/fldi0.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fldi1.s (renamed from sim/testsuite/sim/sh/fldi1.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/flds.s (renamed from sim/testsuite/sim/sh/flds.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/float.s (renamed from sim/testsuite/sim/sh/float.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fmac.s (renamed from sim/testsuite/sim/sh/fmac.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fmov.s (renamed from sim/testsuite/sim/sh/fmov.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fmul.s (renamed from sim/testsuite/sim/sh/fmul.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fneg.s (renamed from sim/testsuite/sim/sh/fneg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fpchg.s (renamed from sim/testsuite/sim/sh/fpchg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/frchg.s (renamed from sim/testsuite/sim/sh/frchg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fsca.s (renamed from sim/testsuite/sim/sh/fsca.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fschg.s (renamed from sim/testsuite/sim/sh/fschg.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fsqrt.s (renamed from sim/testsuite/sim/sh/fsqrt.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fsrra.s (renamed from sim/testsuite/sim/sh/fsrra.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/fsub.s (renamed from sim/testsuite/sim/sh/fsub.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/ftrc.s (renamed from sim/testsuite/sim/sh/ftrc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/ldrc.s (renamed from sim/testsuite/sim/sh/ldrc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/loop.s (renamed from sim/testsuite/sim/sh/loop.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/macl.s (renamed from sim/testsuite/sim/sh/macl.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/macw.s (renamed from sim/testsuite/sim/sh/macw.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/mov.s (renamed from sim/testsuite/sim/sh/mov.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/movi.s (renamed from sim/testsuite/sim/sh/movi.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/movli.s (renamed from sim/testsuite/sim/sh/movli.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/movua.s (renamed from sim/testsuite/sim/sh/movua.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/movxy.s (renamed from sim/testsuite/sim/sh/movxy.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/mulr.s (renamed from sim/testsuite/sim/sh/mulr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pabs.s (renamed from sim/testsuite/sim/sh/pabs.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/padd.s (renamed from sim/testsuite/sim/sh/padd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/paddc.s (renamed from sim/testsuite/sim/sh/paddc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pand.s (renamed from sim/testsuite/sim/sh/pand.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pass.s (renamed from sim/testsuite/sim/sh/pass.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pclr.s (renamed from sim/testsuite/sim/sh/pclr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pdec.s (renamed from sim/testsuite/sim/sh/pdec.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pdmsb.s (renamed from sim/testsuite/sim/sh/pdmsb.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pinc.s (renamed from sim/testsuite/sim/sh/pinc.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pmuls.s (renamed from sim/testsuite/sim/sh/pmuls.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/prnd.s (renamed from sim/testsuite/sim/sh/prnd.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pshai.s (renamed from sim/testsuite/sim/sh/pshai.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pshar.s (renamed from sim/testsuite/sim/sh/pshar.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pshli.s (renamed from sim/testsuite/sim/sh/pshli.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pshlr.s (renamed from sim/testsuite/sim/sh/pshlr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/psub.s (renamed from sim/testsuite/sim/sh/psub.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pswap.s (renamed from sim/testsuite/sim/sh/pswap.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/pushpop.s (renamed from sim/testsuite/sim/sh/pushpop.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/resbank.s (renamed from sim/testsuite/sim/sh/resbank.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/sett.s (renamed from sim/testsuite/sim/sh/sett.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/shll.s (renamed from sim/testsuite/sim/sh/shll.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/shll16.s (renamed from sim/testsuite/sim/sh/shll16.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/shll2.s (renamed from sim/testsuite/sim/sh/shll2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/shll8.s (renamed from sim/testsuite/sim/sh/shll8.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/shlr.s (renamed from sim/testsuite/sim/sh/shlr.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/shlr16.s (renamed from sim/testsuite/sim/sh/shlr16.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/shlr2.s (renamed from sim/testsuite/sim/sh/shlr2.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/shlr8.s (renamed from sim/testsuite/sim/sh/shlr8.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/swap.s (renamed from sim/testsuite/sim/sh/swap.s) | 0 | ||||
-rw-r--r-- | sim/testsuite/sh/testutils.inc (renamed from sim/testsuite/sim/sh/testutils.inc) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/ChangeLog (renamed from sim/testsuite/sim/v850/ChangeLog) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/allinsns.exp (renamed from sim/testsuite/sim/v850/allinsns.exp) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/bsh.cgs (renamed from sim/testsuite/sim/v850/bsh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/div.cgs (renamed from sim/testsuite/sim/v850/div.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/divh.cgs (renamed from sim/testsuite/sim/v850/divh.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/divh_3.cgs (renamed from sim/testsuite/sim/v850/divh_3.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/divhu.cgs (renamed from sim/testsuite/sim/v850/divhu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/divu.cgs (renamed from sim/testsuite/sim/v850/divu.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/sar.cgs (renamed from sim/testsuite/sim/v850/sar.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/satadd.cgs (renamed from sim/testsuite/sim/v850/satadd.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/satsub.cgs (renamed from sim/testsuite/sim/v850/satsub.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/satsubi.cgs (renamed from sim/testsuite/sim/v850/satsubi.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/satsubr.cgs (renamed from sim/testsuite/sim/v850/satsubr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/shl.cgs (renamed from sim/testsuite/sim/v850/shl.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/shr.cgs (renamed from sim/testsuite/sim/v850/shr.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/testutils.cgs (renamed from sim/testsuite/sim/v850/testutils.cgs) | 0 | ||||
-rw-r--r-- | sim/testsuite/v850/testutils.inc (renamed from sim/testsuite/sim/v850/testutils.inc) | 0 |
2860 files changed, 5 insertions, 1 deletions
diff --git a/sim/testsuite/ChangeLog b/sim/testsuite/ChangeLog index fc5806e..4271705 100644 --- a/sim/testsuite/ChangeLog +++ b/sim/testsuite/ChangeLog @@ -1,5 +1,10 @@ 2021-01-15 Mike Frysinger <vapier@gentoo.org> + * Makefile.in (site.exp): Delete tool setting. + * sim/*/: Move subdirs up a directory. + +2021-01-15 Mike Frysinger <vapier@gentoo.org> + * configure, configure.ac: Delete. * Makefile.in (Makefile, config.status): Switch to ../config.status. diff --git a/sim/testsuite/Makefile.in b/sim/testsuite/Makefile.in index 1f75db6..1e4604c 100644 --- a/sim/testsuite/Makefile.in +++ b/sim/testsuite/Makefile.in @@ -127,7 +127,6 @@ site.exp: Makefile @echo '## these variables are automatically generated by make ##' > $@-t @echo '# Do not edit here. If you wish to override these values' >> $@-t @echo '# edit the last section' >> $@-t - @echo 'set tool sim' >> $@-t @echo 'set srcdir $(srcdir)' >> $@-t @echo 'set objdir' `pwd` >> $@-t @echo 'set arch $(arch)' >> $@-t diff --git a/sim/testsuite/sim/aarch64/ChangeLog b/sim/testsuite/aarch64/ChangeLog index f4671da..f4671da 100644 --- a/sim/testsuite/sim/aarch64/ChangeLog +++ b/sim/testsuite/aarch64/ChangeLog diff --git a/sim/testsuite/sim/aarch64/adds.s b/sim/testsuite/aarch64/adds.s index fdea5a7..fdea5a7 100644 --- a/sim/testsuite/sim/aarch64/adds.s +++ b/sim/testsuite/aarch64/adds.s diff --git a/sim/testsuite/sim/aarch64/addv.s b/sim/testsuite/aarch64/addv.s index 4da8935..4da8935 100644 --- a/sim/testsuite/sim/aarch64/addv.s +++ b/sim/testsuite/aarch64/addv.s diff --git a/sim/testsuite/sim/aarch64/allinsn.exp b/sim/testsuite/aarch64/allinsn.exp index 54d6478..54d6478 100644 --- a/sim/testsuite/sim/aarch64/allinsn.exp +++ b/sim/testsuite/aarch64/allinsn.exp diff --git a/sim/testsuite/sim/aarch64/bit.s b/sim/testsuite/aarch64/bit.s index 01a1d4e..01a1d4e 100644 --- a/sim/testsuite/sim/aarch64/bit.s +++ b/sim/testsuite/aarch64/bit.s diff --git a/sim/testsuite/sim/aarch64/cmtst.s b/sim/testsuite/aarch64/cmtst.s index 7e6a4c3..7e6a4c3 100644 --- a/sim/testsuite/sim/aarch64/cmtst.s +++ b/sim/testsuite/aarch64/cmtst.s diff --git a/sim/testsuite/sim/aarch64/cnt.s b/sim/testsuite/aarch64/cnt.s index b4be2e3..b4be2e3 100644 --- a/sim/testsuite/sim/aarch64/cnt.s +++ b/sim/testsuite/aarch64/cnt.s diff --git a/sim/testsuite/sim/aarch64/fcmXX.s b/sim/testsuite/aarch64/fcmXX.s index cc1a2a9..cc1a2a9 100644 --- a/sim/testsuite/sim/aarch64/fcmXX.s +++ b/sim/testsuite/aarch64/fcmXX.s diff --git a/sim/testsuite/sim/aarch64/fcmp.s b/sim/testsuite/aarch64/fcmp.s index fd826c4..fd826c4 100644 --- a/sim/testsuite/sim/aarch64/fcmp.s +++ b/sim/testsuite/aarch64/fcmp.s diff --git a/sim/testsuite/sim/aarch64/fcsel.s b/sim/testsuite/aarch64/fcsel.s index 5b8443c..5b8443c 100644 --- a/sim/testsuite/sim/aarch64/fcsel.s +++ b/sim/testsuite/aarch64/fcsel.s diff --git a/sim/testsuite/sim/aarch64/fcvtl.s b/sim/testsuite/aarch64/fcvtl.s index 8febc08..8febc08 100644 --- a/sim/testsuite/sim/aarch64/fcvtl.s +++ b/sim/testsuite/aarch64/fcvtl.s diff --git a/sim/testsuite/sim/aarch64/fcvtz.s b/sim/testsuite/aarch64/fcvtz.s index 311fc2e..311fc2e 100644 --- a/sim/testsuite/sim/aarch64/fcvtz.s +++ b/sim/testsuite/aarch64/fcvtz.s diff --git a/sim/testsuite/sim/aarch64/fminnm.s b/sim/testsuite/aarch64/fminnm.s index 43ccd7c..43ccd7c 100644 --- a/sim/testsuite/sim/aarch64/fminnm.s +++ b/sim/testsuite/aarch64/fminnm.s diff --git a/sim/testsuite/sim/aarch64/fstur.s b/sim/testsuite/aarch64/fstur.s index 80e5c67..80e5c67 100644 --- a/sim/testsuite/sim/aarch64/fstur.s +++ b/sim/testsuite/aarch64/fstur.s diff --git a/sim/testsuite/sim/aarch64/ldn_multiple.s b/sim/testsuite/aarch64/ldn_multiple.s index 285ef7e..285ef7e 100644 --- a/sim/testsuite/sim/aarch64/ldn_multiple.s +++ b/sim/testsuite/aarch64/ldn_multiple.s diff --git a/sim/testsuite/sim/aarch64/ldn_single.s b/sim/testsuite/aarch64/ldn_single.s index 9681520..9681520 100644 --- a/sim/testsuite/sim/aarch64/ldn_single.s +++ b/sim/testsuite/aarch64/ldn_single.s diff --git a/sim/testsuite/sim/aarch64/ldnr.s b/sim/testsuite/aarch64/ldnr.s index 7126c46..7126c46 100644 --- a/sim/testsuite/sim/aarch64/ldnr.s +++ b/sim/testsuite/aarch64/ldnr.s diff --git a/sim/testsuite/sim/aarch64/mla.s b/sim/testsuite/aarch64/mla.s index e3ea836..e3ea836 100644 --- a/sim/testsuite/sim/aarch64/mla.s +++ b/sim/testsuite/aarch64/mla.s diff --git a/sim/testsuite/sim/aarch64/mls.s b/sim/testsuite/aarch64/mls.s index 5c9e225..5c9e225 100644 --- a/sim/testsuite/sim/aarch64/mls.s +++ b/sim/testsuite/aarch64/mls.s diff --git a/sim/testsuite/sim/aarch64/mul.s b/sim/testsuite/aarch64/mul.s index 783dba7..783dba7 100644 --- a/sim/testsuite/sim/aarch64/mul.s +++ b/sim/testsuite/aarch64/mul.s diff --git a/sim/testsuite/sim/aarch64/pass.s b/sim/testsuite/aarch64/pass.s index 7ce7de5..7ce7de5 100644 --- a/sim/testsuite/sim/aarch64/pass.s +++ b/sim/testsuite/aarch64/pass.s diff --git a/sim/testsuite/sim/aarch64/stn_multiple.s b/sim/testsuite/aarch64/stn_multiple.s index 1a3f24d..1a3f24d 100644 --- a/sim/testsuite/sim/aarch64/stn_multiple.s +++ b/sim/testsuite/aarch64/stn_multiple.s diff --git a/sim/testsuite/sim/aarch64/stn_single.s b/sim/testsuite/aarch64/stn_single.s index a24b084..a24b084 100644 --- a/sim/testsuite/sim/aarch64/stn_single.s +++ b/sim/testsuite/aarch64/stn_single.s diff --git a/sim/testsuite/sim/aarch64/sumov.s b/sim/testsuite/aarch64/sumov.s index 7180c6a..7180c6a 100644 --- a/sim/testsuite/sim/aarch64/sumov.s +++ b/sim/testsuite/aarch64/sumov.s diff --git a/sim/testsuite/sim/aarch64/sumulh.s b/sim/testsuite/aarch64/sumulh.s index d75e0c6..d75e0c6 100644 --- a/sim/testsuite/sim/aarch64/sumulh.s +++ b/sim/testsuite/aarch64/sumulh.s diff --git a/sim/testsuite/sim/aarch64/tbnz.s b/sim/testsuite/aarch64/tbnz.s index 2416101..2416101 100644 --- a/sim/testsuite/sim/aarch64/tbnz.s +++ b/sim/testsuite/aarch64/tbnz.s diff --git a/sim/testsuite/sim/aarch64/testutils.inc b/sim/testsuite/aarch64/testutils.inc index 1fc9bc8..1fc9bc8 100644 --- a/sim/testsuite/sim/aarch64/testutils.inc +++ b/sim/testsuite/aarch64/testutils.inc diff --git a/sim/testsuite/sim/aarch64/uzp.s b/sim/testsuite/aarch64/uzp.s index 851005e..851005e 100644 --- a/sim/testsuite/sim/aarch64/uzp.s +++ b/sim/testsuite/aarch64/uzp.s diff --git a/sim/testsuite/sim/aarch64/xtl.s b/sim/testsuite/aarch64/xtl.s index 16ef892..16ef892 100644 --- a/sim/testsuite/sim/aarch64/xtl.s +++ b/sim/testsuite/aarch64/xtl.s diff --git a/sim/testsuite/sim/aarch64/xtn.s b/sim/testsuite/aarch64/xtn.s index de369f7..de369f7 100644 --- a/sim/testsuite/sim/aarch64/xtn.s +++ b/sim/testsuite/aarch64/xtn.s diff --git a/sim/testsuite/sim/arm/ChangeLog b/sim/testsuite/arm/ChangeLog index 1237d81..1237d81 100644 --- a/sim/testsuite/sim/arm/ChangeLog +++ b/sim/testsuite/arm/ChangeLog diff --git a/sim/testsuite/sim/arm/adc.cgs b/sim/testsuite/arm/adc.cgs index b6659a1..b6659a1 100644 --- a/sim/testsuite/sim/arm/adc.cgs +++ b/sim/testsuite/arm/adc.cgs diff --git a/sim/testsuite/sim/arm/add.cgs b/sim/testsuite/arm/add.cgs index eba32e0..eba32e0 100644 --- a/sim/testsuite/sim/arm/add.cgs +++ b/sim/testsuite/arm/add.cgs diff --git a/sim/testsuite/sim/arm/allinsn.exp b/sim/testsuite/arm/allinsn.exp index 9752da6..9752da6 100644 --- a/sim/testsuite/sim/arm/allinsn.exp +++ b/sim/testsuite/arm/allinsn.exp diff --git a/sim/testsuite/sim/arm/and.cgs b/sim/testsuite/arm/and.cgs index cd8f003..cd8f003 100644 --- a/sim/testsuite/sim/arm/and.cgs +++ b/sim/testsuite/arm/and.cgs diff --git a/sim/testsuite/sim/arm/b.cgs b/sim/testsuite/arm/b.cgs index 414b963..414b963 100644 --- a/sim/testsuite/sim/arm/b.cgs +++ b/sim/testsuite/arm/b.cgs diff --git a/sim/testsuite/sim/arm/bic.cgs b/sim/testsuite/arm/bic.cgs index 37a9b6c..37a9b6c 100644 --- a/sim/testsuite/sim/arm/bic.cgs +++ b/sim/testsuite/arm/bic.cgs diff --git a/sim/testsuite/sim/arm/bl.cgs b/sim/testsuite/arm/bl.cgs index fbc7ef5..fbc7ef5 100644 --- a/sim/testsuite/sim/arm/bl.cgs +++ b/sim/testsuite/arm/bl.cgs diff --git a/sim/testsuite/sim/arm/bx.cgs b/sim/testsuite/arm/bx.cgs index 4c18af4..4c18af4 100644 --- a/sim/testsuite/sim/arm/bx.cgs +++ b/sim/testsuite/arm/bx.cgs diff --git a/sim/testsuite/sim/arm/cmn.cgs b/sim/testsuite/arm/cmn.cgs index 1829fc7..1829fc7 100644 --- a/sim/testsuite/sim/arm/cmn.cgs +++ b/sim/testsuite/arm/cmn.cgs diff --git a/sim/testsuite/sim/arm/cmp.cgs b/sim/testsuite/arm/cmp.cgs index ab9dd59..ab9dd59 100644 --- a/sim/testsuite/sim/arm/cmp.cgs +++ b/sim/testsuite/arm/cmp.cgs diff --git a/sim/testsuite/sim/arm/eor.cgs b/sim/testsuite/arm/eor.cgs index 5bbb1c6..5bbb1c6 100644 --- a/sim/testsuite/sim/arm/eor.cgs +++ b/sim/testsuite/arm/eor.cgs diff --git a/sim/testsuite/sim/arm/hello.ms b/sim/testsuite/arm/hello.ms index b063c29..b063c29 100644 --- a/sim/testsuite/sim/arm/hello.ms +++ b/sim/testsuite/arm/hello.ms diff --git a/sim/testsuite/sim/arm/iwmmxt/iwmmxt.exp b/sim/testsuite/arm/iwmmxt/iwmmxt.exp index 4def690..4def690 100644 --- a/sim/testsuite/sim/arm/iwmmxt/iwmmxt.exp +++ b/sim/testsuite/arm/iwmmxt/iwmmxt.exp diff --git a/sim/testsuite/sim/arm/iwmmxt/tbcst.cgs b/sim/testsuite/arm/iwmmxt/tbcst.cgs index b7138df..b7138df 100644 --- a/sim/testsuite/sim/arm/iwmmxt/tbcst.cgs +++ b/sim/testsuite/arm/iwmmxt/tbcst.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/testutils.inc b/sim/testsuite/arm/iwmmxt/testutils.inc index ae49db8..ae49db8 100644 --- a/sim/testsuite/sim/arm/iwmmxt/testutils.inc +++ b/sim/testsuite/arm/iwmmxt/testutils.inc diff --git a/sim/testsuite/sim/arm/iwmmxt/textrm.cgs b/sim/testsuite/arm/iwmmxt/textrm.cgs index fb3dc94..fb3dc94 100644 --- a/sim/testsuite/sim/arm/iwmmxt/textrm.cgs +++ b/sim/testsuite/arm/iwmmxt/textrm.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/tinsr.cgs b/sim/testsuite/arm/iwmmxt/tinsr.cgs index f457b19..f457b19 100644 --- a/sim/testsuite/sim/arm/iwmmxt/tinsr.cgs +++ b/sim/testsuite/arm/iwmmxt/tinsr.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/tmia.cgs b/sim/testsuite/arm/iwmmxt/tmia.cgs index 0b0da66..0b0da66 100644 --- a/sim/testsuite/sim/arm/iwmmxt/tmia.cgs +++ b/sim/testsuite/arm/iwmmxt/tmia.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/tmiaph.cgs b/sim/testsuite/arm/iwmmxt/tmiaph.cgs index 3778b0a..3778b0a 100644 --- a/sim/testsuite/sim/arm/iwmmxt/tmiaph.cgs +++ b/sim/testsuite/arm/iwmmxt/tmiaph.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/tmiaxy.cgs b/sim/testsuite/arm/iwmmxt/tmiaxy.cgs index e7a7b73..e7a7b73 100644 --- a/sim/testsuite/sim/arm/iwmmxt/tmiaxy.cgs +++ b/sim/testsuite/arm/iwmmxt/tmiaxy.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/tmovmsk.cgs b/sim/testsuite/arm/iwmmxt/tmovmsk.cgs index cfea5b7..cfea5b7 100644 --- a/sim/testsuite/sim/arm/iwmmxt/tmovmsk.cgs +++ b/sim/testsuite/arm/iwmmxt/tmovmsk.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wacc.cgs b/sim/testsuite/arm/iwmmxt/wacc.cgs index b3ffea1..b3ffea1 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wacc.cgs +++ b/sim/testsuite/arm/iwmmxt/wacc.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wadd.cgs b/sim/testsuite/arm/iwmmxt/wadd.cgs index bb4d0ab..bb4d0ab 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wadd.cgs +++ b/sim/testsuite/arm/iwmmxt/wadd.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/waligni.cgs b/sim/testsuite/arm/iwmmxt/waligni.cgs index dc99dae..dc99dae 100644 --- a/sim/testsuite/sim/arm/iwmmxt/waligni.cgs +++ b/sim/testsuite/arm/iwmmxt/waligni.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/walignr.cgs b/sim/testsuite/arm/iwmmxt/walignr.cgs index 85df51e..85df51e 100644 --- a/sim/testsuite/sim/arm/iwmmxt/walignr.cgs +++ b/sim/testsuite/arm/iwmmxt/walignr.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wand.cgs b/sim/testsuite/arm/iwmmxt/wand.cgs index 018383f..018383f 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wand.cgs +++ b/sim/testsuite/arm/iwmmxt/wand.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wandn.cgs b/sim/testsuite/arm/iwmmxt/wandn.cgs index f2c2305..f2c2305 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wandn.cgs +++ b/sim/testsuite/arm/iwmmxt/wandn.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wavg2.cgs b/sim/testsuite/arm/iwmmxt/wavg2.cgs index cac2c1a..cac2c1a 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wavg2.cgs +++ b/sim/testsuite/arm/iwmmxt/wavg2.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wcmpeq.cgs b/sim/testsuite/arm/iwmmxt/wcmpeq.cgs index 13ef3dc..13ef3dc 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wcmpeq.cgs +++ b/sim/testsuite/arm/iwmmxt/wcmpeq.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wcmpgt.cgs b/sim/testsuite/arm/iwmmxt/wcmpgt.cgs index 33086c9..33086c9 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wcmpgt.cgs +++ b/sim/testsuite/arm/iwmmxt/wcmpgt.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wmac.cgs b/sim/testsuite/arm/iwmmxt/wmac.cgs index 0857ef9..0857ef9 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wmac.cgs +++ b/sim/testsuite/arm/iwmmxt/wmac.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wmadd.cgs b/sim/testsuite/arm/iwmmxt/wmadd.cgs index 564b3be..564b3be 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wmadd.cgs +++ b/sim/testsuite/arm/iwmmxt/wmadd.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wmax.cgs b/sim/testsuite/arm/iwmmxt/wmax.cgs index 3a684ce..3a684ce 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wmax.cgs +++ b/sim/testsuite/arm/iwmmxt/wmax.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wmin.cgs b/sim/testsuite/arm/iwmmxt/wmin.cgs index 3bc1c08..3bc1c08 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wmin.cgs +++ b/sim/testsuite/arm/iwmmxt/wmin.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wmov.cgs b/sim/testsuite/arm/iwmmxt/wmov.cgs index e86fed6..e86fed6 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wmov.cgs +++ b/sim/testsuite/arm/iwmmxt/wmov.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wmul.cgs b/sim/testsuite/arm/iwmmxt/wmul.cgs index 0978b63..0978b63 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wmul.cgs +++ b/sim/testsuite/arm/iwmmxt/wmul.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wor.cgs b/sim/testsuite/arm/iwmmxt/wor.cgs index 48d5f53..48d5f53 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wor.cgs +++ b/sim/testsuite/arm/iwmmxt/wor.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wpack.cgs b/sim/testsuite/arm/iwmmxt/wpack.cgs index 0546bd4..0546bd4 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wpack.cgs +++ b/sim/testsuite/arm/iwmmxt/wpack.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wror.cgs b/sim/testsuite/arm/iwmmxt/wror.cgs index e329916..e329916 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wror.cgs +++ b/sim/testsuite/arm/iwmmxt/wror.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wsad.cgs b/sim/testsuite/arm/iwmmxt/wsad.cgs index 34a20cc..34a20cc 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wsad.cgs +++ b/sim/testsuite/arm/iwmmxt/wsad.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wshufh.cgs b/sim/testsuite/arm/iwmmxt/wshufh.cgs index d5cff1e..d5cff1e 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wshufh.cgs +++ b/sim/testsuite/arm/iwmmxt/wshufh.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wsll.cgs b/sim/testsuite/arm/iwmmxt/wsll.cgs index 17d7893..17d7893 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wsll.cgs +++ b/sim/testsuite/arm/iwmmxt/wsll.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wsra.cgs b/sim/testsuite/arm/iwmmxt/wsra.cgs index db998bb..db998bb 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wsra.cgs +++ b/sim/testsuite/arm/iwmmxt/wsra.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wsrl.cgs b/sim/testsuite/arm/iwmmxt/wsrl.cgs index 416a464..416a464 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wsrl.cgs +++ b/sim/testsuite/arm/iwmmxt/wsrl.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wsub.cgs b/sim/testsuite/arm/iwmmxt/wsub.cgs index b0e77be..b0e77be 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wsub.cgs +++ b/sim/testsuite/arm/iwmmxt/wsub.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wunpckeh.cgs b/sim/testsuite/arm/iwmmxt/wunpckeh.cgs index 32a70f4..32a70f4 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wunpckeh.cgs +++ b/sim/testsuite/arm/iwmmxt/wunpckeh.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wunpckel.cgs b/sim/testsuite/arm/iwmmxt/wunpckel.cgs index a6ffb4f..a6ffb4f 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wunpckel.cgs +++ b/sim/testsuite/arm/iwmmxt/wunpckel.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wunpckih.cgs b/sim/testsuite/arm/iwmmxt/wunpckih.cgs index 41fed0e..41fed0e 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wunpckih.cgs +++ b/sim/testsuite/arm/iwmmxt/wunpckih.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wunpckil.cgs b/sim/testsuite/arm/iwmmxt/wunpckil.cgs index 7bd7300..7bd7300 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wunpckil.cgs +++ b/sim/testsuite/arm/iwmmxt/wunpckil.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wxor.cgs b/sim/testsuite/arm/iwmmxt/wxor.cgs index 95e1fc8..95e1fc8 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wxor.cgs +++ b/sim/testsuite/arm/iwmmxt/wxor.cgs diff --git a/sim/testsuite/sim/arm/iwmmxt/wzero.cgs b/sim/testsuite/arm/iwmmxt/wzero.cgs index 78fa7c5..78fa7c5 100644 --- a/sim/testsuite/sim/arm/iwmmxt/wzero.cgs +++ b/sim/testsuite/arm/iwmmxt/wzero.cgs diff --git a/sim/testsuite/sim/arm/ldm.cgs b/sim/testsuite/arm/ldm.cgs index 6831a83..6831a83 100644 --- a/sim/testsuite/sim/arm/ldm.cgs +++ b/sim/testsuite/arm/ldm.cgs diff --git a/sim/testsuite/sim/arm/ldr.cgs b/sim/testsuite/arm/ldr.cgs index 437b68c..437b68c 100644 --- a/sim/testsuite/sim/arm/ldr.cgs +++ b/sim/testsuite/arm/ldr.cgs diff --git a/sim/testsuite/sim/arm/ldrb.cgs b/sim/testsuite/arm/ldrb.cgs index b09880c..b09880c 100644 --- a/sim/testsuite/sim/arm/ldrb.cgs +++ b/sim/testsuite/arm/ldrb.cgs diff --git a/sim/testsuite/sim/arm/ldrh.cgs b/sim/testsuite/arm/ldrh.cgs index 16a4323..16a4323 100644 --- a/sim/testsuite/sim/arm/ldrh.cgs +++ b/sim/testsuite/arm/ldrh.cgs diff --git a/sim/testsuite/sim/arm/ldrsb.cgs b/sim/testsuite/arm/ldrsb.cgs index 4d08f4c..4d08f4c 100644 --- a/sim/testsuite/sim/arm/ldrsb.cgs +++ b/sim/testsuite/arm/ldrsb.cgs diff --git a/sim/testsuite/sim/arm/ldrsh.cgs b/sim/testsuite/arm/ldrsh.cgs index 5a6e7c7..5a6e7c7 100644 --- a/sim/testsuite/sim/arm/ldrsh.cgs +++ b/sim/testsuite/arm/ldrsh.cgs diff --git a/sim/testsuite/sim/arm/misaligned1.ms b/sim/testsuite/arm/misaligned1.ms index 69fda47..69fda47 100644 --- a/sim/testsuite/sim/arm/misaligned1.ms +++ b/sim/testsuite/arm/misaligned1.ms diff --git a/sim/testsuite/sim/arm/misaligned2.ms b/sim/testsuite/arm/misaligned2.ms index 3a03326..3a03326 100644 --- a/sim/testsuite/sim/arm/misaligned2.ms +++ b/sim/testsuite/arm/misaligned2.ms diff --git a/sim/testsuite/sim/arm/misaligned3.ms b/sim/testsuite/arm/misaligned3.ms index bf2d9f1..bf2d9f1 100644 --- a/sim/testsuite/sim/arm/misaligned3.ms +++ b/sim/testsuite/arm/misaligned3.ms diff --git a/sim/testsuite/sim/arm/misc.exp b/sim/testsuite/arm/misc.exp index bc36ca8..bc36ca8 100644 --- a/sim/testsuite/sim/arm/misc.exp +++ b/sim/testsuite/arm/misc.exp diff --git a/sim/testsuite/sim/arm/mla.cgs b/sim/testsuite/arm/mla.cgs index c82dd0c..c82dd0c 100644 --- a/sim/testsuite/sim/arm/mla.cgs +++ b/sim/testsuite/arm/mla.cgs diff --git a/sim/testsuite/sim/arm/mov.cgs b/sim/testsuite/arm/mov.cgs index d2a83d3..d2a83d3 100644 --- a/sim/testsuite/sim/arm/mov.cgs +++ b/sim/testsuite/arm/mov.cgs diff --git a/sim/testsuite/sim/arm/movw-movt.ms b/sim/testsuite/arm/movw-movt.ms index 1be815d..1be815d 100644 --- a/sim/testsuite/sim/arm/movw-movt.ms +++ b/sim/testsuite/arm/movw-movt.ms diff --git a/sim/testsuite/sim/arm/mrs.cgs b/sim/testsuite/arm/mrs.cgs index 22c5e95..22c5e95 100644 --- a/sim/testsuite/sim/arm/mrs.cgs +++ b/sim/testsuite/arm/mrs.cgs diff --git a/sim/testsuite/sim/arm/msr.cgs b/sim/testsuite/arm/msr.cgs index c79f0bd..c79f0bd 100644 --- a/sim/testsuite/sim/arm/msr.cgs +++ b/sim/testsuite/arm/msr.cgs diff --git a/sim/testsuite/sim/arm/mul.cgs b/sim/testsuite/arm/mul.cgs index 4f0a926..4f0a926 100644 --- a/sim/testsuite/sim/arm/mul.cgs +++ b/sim/testsuite/arm/mul.cgs diff --git a/sim/testsuite/sim/arm/mvn.cgs b/sim/testsuite/arm/mvn.cgs index 92fd3a4..92fd3a4 100644 --- a/sim/testsuite/sim/arm/mvn.cgs +++ b/sim/testsuite/arm/mvn.cgs diff --git a/sim/testsuite/sim/arm/orr.cgs b/sim/testsuite/arm/orr.cgs index 3fc67ad..3fc67ad 100644 --- a/sim/testsuite/sim/arm/orr.cgs +++ b/sim/testsuite/arm/orr.cgs diff --git a/sim/testsuite/sim/arm/rsb.cgs b/sim/testsuite/arm/rsb.cgs index 14edc35..14edc35 100644 --- a/sim/testsuite/sim/arm/rsb.cgs +++ b/sim/testsuite/arm/rsb.cgs diff --git a/sim/testsuite/sim/arm/rsc.cgs b/sim/testsuite/arm/rsc.cgs index 078fbcc..078fbcc 100644 --- a/sim/testsuite/sim/arm/rsc.cgs +++ b/sim/testsuite/arm/rsc.cgs diff --git a/sim/testsuite/sim/arm/sbc.cgs b/sim/testsuite/arm/sbc.cgs index 9462702..9462702 100644 --- a/sim/testsuite/sim/arm/sbc.cgs +++ b/sim/testsuite/arm/sbc.cgs diff --git a/sim/testsuite/sim/arm/smlal.cgs b/sim/testsuite/arm/smlal.cgs index 4ad1373..4ad1373 100644 --- a/sim/testsuite/sim/arm/smlal.cgs +++ b/sim/testsuite/arm/smlal.cgs diff --git a/sim/testsuite/sim/arm/smull.cgs b/sim/testsuite/arm/smull.cgs index 22e3960..22e3960 100644 --- a/sim/testsuite/sim/arm/smull.cgs +++ b/sim/testsuite/arm/smull.cgs diff --git a/sim/testsuite/sim/arm/stm.cgs b/sim/testsuite/arm/stm.cgs index c381216..c381216 100644 --- a/sim/testsuite/sim/arm/stm.cgs +++ b/sim/testsuite/arm/stm.cgs diff --git a/sim/testsuite/sim/arm/str.cgs b/sim/testsuite/arm/str.cgs index 82c683b..82c683b 100644 --- a/sim/testsuite/sim/arm/str.cgs +++ b/sim/testsuite/arm/str.cgs diff --git a/sim/testsuite/sim/arm/strb.cgs b/sim/testsuite/arm/strb.cgs index 875a649..875a649 100644 --- a/sim/testsuite/sim/arm/strb.cgs +++ b/sim/testsuite/arm/strb.cgs diff --git a/sim/testsuite/sim/arm/strh.cgs b/sim/testsuite/arm/strh.cgs index e111d48..e111d48 100644 --- a/sim/testsuite/sim/arm/strh.cgs +++ b/sim/testsuite/arm/strh.cgs diff --git a/sim/testsuite/sim/arm/sub.cgs b/sim/testsuite/arm/sub.cgs index 50f222c..50f222c 100644 --- a/sim/testsuite/sim/arm/sub.cgs +++ b/sim/testsuite/arm/sub.cgs diff --git a/sim/testsuite/sim/arm/swi.cgs b/sim/testsuite/arm/swi.cgs index 0c23d43..0c23d43 100644 --- a/sim/testsuite/sim/arm/swi.cgs +++ b/sim/testsuite/arm/swi.cgs diff --git a/sim/testsuite/sim/arm/swp.cgs b/sim/testsuite/arm/swp.cgs index f965ef2..f965ef2 100644 --- a/sim/testsuite/sim/arm/swp.cgs +++ b/sim/testsuite/arm/swp.cgs diff --git a/sim/testsuite/sim/arm/swpb.cgs b/sim/testsuite/arm/swpb.cgs index 6f8a076..6f8a076 100644 --- a/sim/testsuite/sim/arm/swpb.cgs +++ b/sim/testsuite/arm/swpb.cgs diff --git a/sim/testsuite/sim/arm/teq.cgs b/sim/testsuite/arm/teq.cgs index 6c69347..6c69347 100644 --- a/sim/testsuite/sim/arm/teq.cgs +++ b/sim/testsuite/arm/teq.cgs diff --git a/sim/testsuite/sim/arm/testutils.inc b/sim/testsuite/arm/testutils.inc index ae49db8..ae49db8 100644 --- a/sim/testsuite/sim/arm/testutils.inc +++ b/sim/testsuite/arm/testutils.inc diff --git a/sim/testsuite/sim/arm/thumb/adc.cgs b/sim/testsuite/arm/thumb/adc.cgs index 58d74c1..58d74c1 100644 --- a/sim/testsuite/sim/arm/thumb/adc.cgs +++ b/sim/testsuite/arm/thumb/adc.cgs diff --git a/sim/testsuite/sim/arm/thumb/add-hd-hs.cgs b/sim/testsuite/arm/thumb/add-hd-hs.cgs index 0307acc..0307acc 100644 --- a/sim/testsuite/sim/arm/thumb/add-hd-hs.cgs +++ b/sim/testsuite/arm/thumb/add-hd-hs.cgs diff --git a/sim/testsuite/sim/arm/thumb/add-hd-rs.cgs b/sim/testsuite/arm/thumb/add-hd-rs.cgs index ca080f7..ca080f7 100644 --- a/sim/testsuite/sim/arm/thumb/add-hd-rs.cgs +++ b/sim/testsuite/arm/thumb/add-hd-rs.cgs diff --git a/sim/testsuite/sim/arm/thumb/add-rd-hs.cgs b/sim/testsuite/arm/thumb/add-rd-hs.cgs index 46373a0..46373a0 100644 --- a/sim/testsuite/sim/arm/thumb/add-rd-hs.cgs +++ b/sim/testsuite/arm/thumb/add-rd-hs.cgs diff --git a/sim/testsuite/sim/arm/thumb/add-sp.cgs b/sim/testsuite/arm/thumb/add-sp.cgs index 54efa2a..54efa2a 100644 --- a/sim/testsuite/sim/arm/thumb/add-sp.cgs +++ b/sim/testsuite/arm/thumb/add-sp.cgs diff --git a/sim/testsuite/sim/arm/thumb/add.cgs b/sim/testsuite/arm/thumb/add.cgs index 63cc20c..63cc20c 100644 --- a/sim/testsuite/sim/arm/thumb/add.cgs +++ b/sim/testsuite/arm/thumb/add.cgs diff --git a/sim/testsuite/sim/arm/thumb/addi.cgs b/sim/testsuite/arm/thumb/addi.cgs index 00ec76d..00ec76d 100644 --- a/sim/testsuite/sim/arm/thumb/addi.cgs +++ b/sim/testsuite/arm/thumb/addi.cgs diff --git a/sim/testsuite/sim/arm/thumb/addi8.cgs b/sim/testsuite/arm/thumb/addi8.cgs index d8e9f81..d8e9f81 100644 --- a/sim/testsuite/sim/arm/thumb/addi8.cgs +++ b/sim/testsuite/arm/thumb/addi8.cgs diff --git a/sim/testsuite/sim/arm/thumb/allthumb.exp b/sim/testsuite/arm/thumb/allthumb.exp index 4298663..4298663 100644 --- a/sim/testsuite/sim/arm/thumb/allthumb.exp +++ b/sim/testsuite/arm/thumb/allthumb.exp diff --git a/sim/testsuite/sim/arm/thumb/and.cgs b/sim/testsuite/arm/thumb/and.cgs index d67adf4..d67adf4 100644 --- a/sim/testsuite/sim/arm/thumb/and.cgs +++ b/sim/testsuite/arm/thumb/and.cgs diff --git a/sim/testsuite/sim/arm/thumb/asr.cgs b/sim/testsuite/arm/thumb/asr.cgs index 4d21dae..4d21dae 100644 --- a/sim/testsuite/sim/arm/thumb/asr.cgs +++ b/sim/testsuite/arm/thumb/asr.cgs diff --git a/sim/testsuite/sim/arm/thumb/b.cgs b/sim/testsuite/arm/thumb/b.cgs index ecae537..ecae537 100644 --- a/sim/testsuite/sim/arm/thumb/b.cgs +++ b/sim/testsuite/arm/thumb/b.cgs diff --git a/sim/testsuite/sim/arm/thumb/bcc.cgs b/sim/testsuite/arm/thumb/bcc.cgs index 6c84458..6c84458 100644 --- a/sim/testsuite/sim/arm/thumb/bcc.cgs +++ b/sim/testsuite/arm/thumb/bcc.cgs diff --git a/sim/testsuite/sim/arm/thumb/bcs.cgs b/sim/testsuite/arm/thumb/bcs.cgs index a29a8fb..a29a8fb 100644 --- a/sim/testsuite/sim/arm/thumb/bcs.cgs +++ b/sim/testsuite/arm/thumb/bcs.cgs diff --git a/sim/testsuite/sim/arm/thumb/beq.cgs b/sim/testsuite/arm/thumb/beq.cgs index 33f3748..33f3748 100644 --- a/sim/testsuite/sim/arm/thumb/beq.cgs +++ b/sim/testsuite/arm/thumb/beq.cgs diff --git a/sim/testsuite/sim/arm/thumb/bge.cgs b/sim/testsuite/arm/thumb/bge.cgs index 4eb543d..4eb543d 100644 --- a/sim/testsuite/sim/arm/thumb/bge.cgs +++ b/sim/testsuite/arm/thumb/bge.cgs diff --git a/sim/testsuite/sim/arm/thumb/bgt.cgs b/sim/testsuite/arm/thumb/bgt.cgs index 1ffe092..1ffe092 100644 --- a/sim/testsuite/sim/arm/thumb/bgt.cgs +++ b/sim/testsuite/arm/thumb/bgt.cgs diff --git a/sim/testsuite/sim/arm/thumb/bhi.cgs b/sim/testsuite/arm/thumb/bhi.cgs index c9811c6..c9811c6 100644 --- a/sim/testsuite/sim/arm/thumb/bhi.cgs +++ b/sim/testsuite/arm/thumb/bhi.cgs diff --git a/sim/testsuite/sim/arm/thumb/bic.cgs b/sim/testsuite/arm/thumb/bic.cgs index 6dca1ef..6dca1ef 100644 --- a/sim/testsuite/sim/arm/thumb/bic.cgs +++ b/sim/testsuite/arm/thumb/bic.cgs diff --git a/sim/testsuite/sim/arm/thumb/bl-hi.cgs b/sim/testsuite/arm/thumb/bl-hi.cgs index c7400c7..c7400c7 100644 --- a/sim/testsuite/sim/arm/thumb/bl-hi.cgs +++ b/sim/testsuite/arm/thumb/bl-hi.cgs diff --git a/sim/testsuite/sim/arm/thumb/bl-lo.cgs b/sim/testsuite/arm/thumb/bl-lo.cgs index ed76613..ed76613 100644 --- a/sim/testsuite/sim/arm/thumb/bl-lo.cgs +++ b/sim/testsuite/arm/thumb/bl-lo.cgs diff --git a/sim/testsuite/sim/arm/thumb/ble.cgs b/sim/testsuite/arm/thumb/ble.cgs index e9c5a8f..e9c5a8f 100644 --- a/sim/testsuite/sim/arm/thumb/ble.cgs +++ b/sim/testsuite/arm/thumb/ble.cgs diff --git a/sim/testsuite/sim/arm/thumb/bls.cgs b/sim/testsuite/arm/thumb/bls.cgs index 483412b..483412b 100644 --- a/sim/testsuite/sim/arm/thumb/bls.cgs +++ b/sim/testsuite/arm/thumb/bls.cgs diff --git a/sim/testsuite/sim/arm/thumb/blt.cgs b/sim/testsuite/arm/thumb/blt.cgs index 0fbcbe8..0fbcbe8 100644 --- a/sim/testsuite/sim/arm/thumb/blt.cgs +++ b/sim/testsuite/arm/thumb/blt.cgs diff --git a/sim/testsuite/sim/arm/thumb/bmi.cgs b/sim/testsuite/arm/thumb/bmi.cgs index 8f7558a..8f7558a 100644 --- a/sim/testsuite/sim/arm/thumb/bmi.cgs +++ b/sim/testsuite/arm/thumb/bmi.cgs diff --git a/sim/testsuite/sim/arm/thumb/bne.cgs b/sim/testsuite/arm/thumb/bne.cgs index a5ac348..a5ac348 100644 --- a/sim/testsuite/sim/arm/thumb/bne.cgs +++ b/sim/testsuite/arm/thumb/bne.cgs diff --git a/sim/testsuite/sim/arm/thumb/bpl.cgs b/sim/testsuite/arm/thumb/bpl.cgs index 8f64259..8f64259 100644 --- a/sim/testsuite/sim/arm/thumb/bpl.cgs +++ b/sim/testsuite/arm/thumb/bpl.cgs diff --git a/sim/testsuite/sim/arm/thumb/bvc.cgs b/sim/testsuite/arm/thumb/bvc.cgs index bbd3af5..bbd3af5 100644 --- a/sim/testsuite/sim/arm/thumb/bvc.cgs +++ b/sim/testsuite/arm/thumb/bvc.cgs diff --git a/sim/testsuite/sim/arm/thumb/bvs.cgs b/sim/testsuite/arm/thumb/bvs.cgs index 8c9a551..8c9a551 100644 --- a/sim/testsuite/sim/arm/thumb/bvs.cgs +++ b/sim/testsuite/arm/thumb/bvs.cgs diff --git a/sim/testsuite/sim/arm/thumb/bx-hs.cgs b/sim/testsuite/arm/thumb/bx-hs.cgs index d963387..d963387 100644 --- a/sim/testsuite/sim/arm/thumb/bx-hs.cgs +++ b/sim/testsuite/arm/thumb/bx-hs.cgs diff --git a/sim/testsuite/sim/arm/thumb/bx-rs.cgs b/sim/testsuite/arm/thumb/bx-rs.cgs index f6db8c8..f6db8c8 100644 --- a/sim/testsuite/sim/arm/thumb/bx-rs.cgs +++ b/sim/testsuite/arm/thumb/bx-rs.cgs diff --git a/sim/testsuite/sim/arm/thumb/cmn.cgs b/sim/testsuite/arm/thumb/cmn.cgs index 96d53a1..96d53a1 100644 --- a/sim/testsuite/sim/arm/thumb/cmn.cgs +++ b/sim/testsuite/arm/thumb/cmn.cgs diff --git a/sim/testsuite/sim/arm/thumb/cmp-hd-hs.cgs b/sim/testsuite/arm/thumb/cmp-hd-hs.cgs index 96a91a2..96a91a2 100644 --- a/sim/testsuite/sim/arm/thumb/cmp-hd-hs.cgs +++ b/sim/testsuite/arm/thumb/cmp-hd-hs.cgs diff --git a/sim/testsuite/sim/arm/thumb/cmp-hd-rs.cgs b/sim/testsuite/arm/thumb/cmp-hd-rs.cgs index 9fc4875..9fc4875 100644 --- a/sim/testsuite/sim/arm/thumb/cmp-hd-rs.cgs +++ b/sim/testsuite/arm/thumb/cmp-hd-rs.cgs diff --git a/sim/testsuite/sim/arm/thumb/cmp-rd-hs.cgs b/sim/testsuite/arm/thumb/cmp-rd-hs.cgs index e3f7a4a..e3f7a4a 100644 --- a/sim/testsuite/sim/arm/thumb/cmp-rd-hs.cgs +++ b/sim/testsuite/arm/thumb/cmp-rd-hs.cgs diff --git a/sim/testsuite/sim/arm/thumb/cmp.cgs b/sim/testsuite/arm/thumb/cmp.cgs index 7564099..7564099 100644 --- a/sim/testsuite/sim/arm/thumb/cmp.cgs +++ b/sim/testsuite/arm/thumb/cmp.cgs diff --git a/sim/testsuite/sim/arm/thumb/eor.cgs b/sim/testsuite/arm/thumb/eor.cgs index cc6021c..cc6021c 100644 --- a/sim/testsuite/sim/arm/thumb/eor.cgs +++ b/sim/testsuite/arm/thumb/eor.cgs diff --git a/sim/testsuite/sim/arm/thumb/lda-pc.cgs b/sim/testsuite/arm/thumb/lda-pc.cgs index 74407e2..74407e2 100644 --- a/sim/testsuite/sim/arm/thumb/lda-pc.cgs +++ b/sim/testsuite/arm/thumb/lda-pc.cgs diff --git a/sim/testsuite/sim/arm/thumb/lda-sp.cgs b/sim/testsuite/arm/thumb/lda-sp.cgs index ce2b62e..ce2b62e 100644 --- a/sim/testsuite/sim/arm/thumb/lda-sp.cgs +++ b/sim/testsuite/arm/thumb/lda-sp.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldmia.cgs b/sim/testsuite/arm/thumb/ldmia.cgs index 550031e..550031e 100644 --- a/sim/testsuite/sim/arm/thumb/ldmia.cgs +++ b/sim/testsuite/arm/thumb/ldmia.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldr-imm.cgs b/sim/testsuite/arm/thumb/ldr-imm.cgs index a757f33..a757f33 100644 --- a/sim/testsuite/sim/arm/thumb/ldr-imm.cgs +++ b/sim/testsuite/arm/thumb/ldr-imm.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldr-pc.cgs b/sim/testsuite/arm/thumb/ldr-pc.cgs index 8227562..8227562 100644 --- a/sim/testsuite/sim/arm/thumb/ldr-pc.cgs +++ b/sim/testsuite/arm/thumb/ldr-pc.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldr-sprel.cgs b/sim/testsuite/arm/thumb/ldr-sprel.cgs index 11eee26..11eee26 100644 --- a/sim/testsuite/sim/arm/thumb/ldr-sprel.cgs +++ b/sim/testsuite/arm/thumb/ldr-sprel.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldr.cgs b/sim/testsuite/arm/thumb/ldr.cgs index 03af925..03af925 100644 --- a/sim/testsuite/sim/arm/thumb/ldr.cgs +++ b/sim/testsuite/arm/thumb/ldr.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldrb-imm.cgs b/sim/testsuite/arm/thumb/ldrb-imm.cgs index c1eeafe..c1eeafe 100644 --- a/sim/testsuite/sim/arm/thumb/ldrb-imm.cgs +++ b/sim/testsuite/arm/thumb/ldrb-imm.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldrb.cgs b/sim/testsuite/arm/thumb/ldrb.cgs index 316a10f..316a10f 100644 --- a/sim/testsuite/sim/arm/thumb/ldrb.cgs +++ b/sim/testsuite/arm/thumb/ldrb.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldrh-imm.cgs b/sim/testsuite/arm/thumb/ldrh-imm.cgs index 81ea1e0..81ea1e0 100644 --- a/sim/testsuite/sim/arm/thumb/ldrh-imm.cgs +++ b/sim/testsuite/arm/thumb/ldrh-imm.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldrh.cgs b/sim/testsuite/arm/thumb/ldrh.cgs index 3ff8f4e..3ff8f4e 100644 --- a/sim/testsuite/sim/arm/thumb/ldrh.cgs +++ b/sim/testsuite/arm/thumb/ldrh.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldsb.cgs b/sim/testsuite/arm/thumb/ldsb.cgs index e1612c9..e1612c9 100644 --- a/sim/testsuite/sim/arm/thumb/ldsb.cgs +++ b/sim/testsuite/arm/thumb/ldsb.cgs diff --git a/sim/testsuite/sim/arm/thumb/ldsh.cgs b/sim/testsuite/arm/thumb/ldsh.cgs index 46d49ac..46d49ac 100644 --- a/sim/testsuite/sim/arm/thumb/ldsh.cgs +++ b/sim/testsuite/arm/thumb/ldsh.cgs diff --git a/sim/testsuite/sim/arm/thumb/lsl.cgs b/sim/testsuite/arm/thumb/lsl.cgs index 05222e7..05222e7 100644 --- a/sim/testsuite/sim/arm/thumb/lsl.cgs +++ b/sim/testsuite/arm/thumb/lsl.cgs diff --git a/sim/testsuite/sim/arm/thumb/lsr.cgs b/sim/testsuite/arm/thumb/lsr.cgs index fe38fe0..fe38fe0 100644 --- a/sim/testsuite/sim/arm/thumb/lsr.cgs +++ b/sim/testsuite/arm/thumb/lsr.cgs diff --git a/sim/testsuite/sim/arm/thumb/mov-hd-hs.cgs b/sim/testsuite/arm/thumb/mov-hd-hs.cgs index 2050908..2050908 100644 --- a/sim/testsuite/sim/arm/thumb/mov-hd-hs.cgs +++ b/sim/testsuite/arm/thumb/mov-hd-hs.cgs diff --git a/sim/testsuite/sim/arm/thumb/mov-hd-rs.cgs b/sim/testsuite/arm/thumb/mov-hd-rs.cgs index 3d229c3..3d229c3 100644 --- a/sim/testsuite/sim/arm/thumb/mov-hd-rs.cgs +++ b/sim/testsuite/arm/thumb/mov-hd-rs.cgs diff --git a/sim/testsuite/sim/arm/thumb/mov-rd-hs.cgs b/sim/testsuite/arm/thumb/mov-rd-hs.cgs index 0661dfa..0661dfa 100644 --- a/sim/testsuite/sim/arm/thumb/mov-rd-hs.cgs +++ b/sim/testsuite/arm/thumb/mov-rd-hs.cgs diff --git a/sim/testsuite/sim/arm/thumb/mov.cgs b/sim/testsuite/arm/thumb/mov.cgs index b497b0f..b497b0f 100644 --- a/sim/testsuite/sim/arm/thumb/mov.cgs +++ b/sim/testsuite/arm/thumb/mov.cgs diff --git a/sim/testsuite/sim/arm/thumb/mul.cgs b/sim/testsuite/arm/thumb/mul.cgs index d160c56..d160c56 100644 --- a/sim/testsuite/sim/arm/thumb/mul.cgs +++ b/sim/testsuite/arm/thumb/mul.cgs diff --git a/sim/testsuite/sim/arm/thumb/mvn.cgs b/sim/testsuite/arm/thumb/mvn.cgs index 606ce85..606ce85 100644 --- a/sim/testsuite/sim/arm/thumb/mvn.cgs +++ b/sim/testsuite/arm/thumb/mvn.cgs diff --git a/sim/testsuite/sim/arm/thumb/neg.cgs b/sim/testsuite/arm/thumb/neg.cgs index 09f0c81..09f0c81 100644 --- a/sim/testsuite/sim/arm/thumb/neg.cgs +++ b/sim/testsuite/arm/thumb/neg.cgs diff --git a/sim/testsuite/sim/arm/thumb/orr.cgs b/sim/testsuite/arm/thumb/orr.cgs index de6f688..de6f688 100644 --- a/sim/testsuite/sim/arm/thumb/orr.cgs +++ b/sim/testsuite/arm/thumb/orr.cgs diff --git a/sim/testsuite/sim/arm/thumb/pop-pc.cgs b/sim/testsuite/arm/thumb/pop-pc.cgs index 4579cad..4579cad 100644 --- a/sim/testsuite/sim/arm/thumb/pop-pc.cgs +++ b/sim/testsuite/arm/thumb/pop-pc.cgs diff --git a/sim/testsuite/sim/arm/thumb/pop.cgs b/sim/testsuite/arm/thumb/pop.cgs index b156e1d..b156e1d 100644 --- a/sim/testsuite/sim/arm/thumb/pop.cgs +++ b/sim/testsuite/arm/thumb/pop.cgs diff --git a/sim/testsuite/sim/arm/thumb/push-lr.cgs b/sim/testsuite/arm/thumb/push-lr.cgs index ee700a4..ee700a4 100644 --- a/sim/testsuite/sim/arm/thumb/push-lr.cgs +++ b/sim/testsuite/arm/thumb/push-lr.cgs diff --git a/sim/testsuite/sim/arm/thumb/push.cgs b/sim/testsuite/arm/thumb/push.cgs index ff94ca5..ff94ca5 100644 --- a/sim/testsuite/sim/arm/thumb/push.cgs +++ b/sim/testsuite/arm/thumb/push.cgs diff --git a/sim/testsuite/sim/arm/thumb/ror.cgs b/sim/testsuite/arm/thumb/ror.cgs index 991fa66..991fa66 100644 --- a/sim/testsuite/sim/arm/thumb/ror.cgs +++ b/sim/testsuite/arm/thumb/ror.cgs diff --git a/sim/testsuite/sim/arm/thumb/sbc.cgs b/sim/testsuite/arm/thumb/sbc.cgs index 078b061..078b061 100644 --- a/sim/testsuite/sim/arm/thumb/sbc.cgs +++ b/sim/testsuite/arm/thumb/sbc.cgs diff --git a/sim/testsuite/sim/arm/thumb/stmia.cgs b/sim/testsuite/arm/thumb/stmia.cgs index 0e1c30c..0e1c30c 100644 --- a/sim/testsuite/sim/arm/thumb/stmia.cgs +++ b/sim/testsuite/arm/thumb/stmia.cgs diff --git a/sim/testsuite/sim/arm/thumb/str-imm.cgs b/sim/testsuite/arm/thumb/str-imm.cgs index ce75941..ce75941 100644 --- a/sim/testsuite/sim/arm/thumb/str-imm.cgs +++ b/sim/testsuite/arm/thumb/str-imm.cgs diff --git a/sim/testsuite/sim/arm/thumb/str-sprel.cgs b/sim/testsuite/arm/thumb/str-sprel.cgs index 132edfb..132edfb 100644 --- a/sim/testsuite/sim/arm/thumb/str-sprel.cgs +++ b/sim/testsuite/arm/thumb/str-sprel.cgs diff --git a/sim/testsuite/sim/arm/thumb/str.cgs b/sim/testsuite/arm/thumb/str.cgs index 073e20b..073e20b 100644 --- a/sim/testsuite/sim/arm/thumb/str.cgs +++ b/sim/testsuite/arm/thumb/str.cgs diff --git a/sim/testsuite/sim/arm/thumb/strb-imm.cgs b/sim/testsuite/arm/thumb/strb-imm.cgs index 2b5bcf7..2b5bcf7 100644 --- a/sim/testsuite/sim/arm/thumb/strb-imm.cgs +++ b/sim/testsuite/arm/thumb/strb-imm.cgs diff --git a/sim/testsuite/sim/arm/thumb/strb.cgs b/sim/testsuite/arm/thumb/strb.cgs index b7cb763..b7cb763 100644 --- a/sim/testsuite/sim/arm/thumb/strb.cgs +++ b/sim/testsuite/arm/thumb/strb.cgs diff --git a/sim/testsuite/sim/arm/thumb/strh-imm.cgs b/sim/testsuite/arm/thumb/strh-imm.cgs index 9500288..9500288 100644 --- a/sim/testsuite/sim/arm/thumb/strh-imm.cgs +++ b/sim/testsuite/arm/thumb/strh-imm.cgs diff --git a/sim/testsuite/sim/arm/thumb/strh.cgs b/sim/testsuite/arm/thumb/strh.cgs index 13f3a0d..13f3a0d 100644 --- a/sim/testsuite/sim/arm/thumb/strh.cgs +++ b/sim/testsuite/arm/thumb/strh.cgs diff --git a/sim/testsuite/sim/arm/thumb/sub-sp.cgs b/sim/testsuite/arm/thumb/sub-sp.cgs index e676f58..e676f58 100644 --- a/sim/testsuite/sim/arm/thumb/sub-sp.cgs +++ b/sim/testsuite/arm/thumb/sub-sp.cgs diff --git a/sim/testsuite/sim/arm/thumb/sub.cgs b/sim/testsuite/arm/thumb/sub.cgs index 91cd7ab..91cd7ab 100644 --- a/sim/testsuite/sim/arm/thumb/sub.cgs +++ b/sim/testsuite/arm/thumb/sub.cgs diff --git a/sim/testsuite/sim/arm/thumb/subi.cgs b/sim/testsuite/arm/thumb/subi.cgs index 044efd0..044efd0 100644 --- a/sim/testsuite/sim/arm/thumb/subi.cgs +++ b/sim/testsuite/arm/thumb/subi.cgs diff --git a/sim/testsuite/sim/arm/thumb/subi8.cgs b/sim/testsuite/arm/thumb/subi8.cgs index 0c4d717..0c4d717 100644 --- a/sim/testsuite/sim/arm/thumb/subi8.cgs +++ b/sim/testsuite/arm/thumb/subi8.cgs diff --git a/sim/testsuite/sim/arm/thumb/swi.cgs b/sim/testsuite/arm/thumb/swi.cgs index 1724c14..1724c14 100644 --- a/sim/testsuite/sim/arm/thumb/swi.cgs +++ b/sim/testsuite/arm/thumb/swi.cgs diff --git a/sim/testsuite/sim/arm/thumb/testutils.inc b/sim/testsuite/arm/thumb/testutils.inc index bdae29b..bdae29b 100644 --- a/sim/testsuite/sim/arm/thumb/testutils.inc +++ b/sim/testsuite/arm/thumb/testutils.inc diff --git a/sim/testsuite/sim/arm/thumb/tst.cgs b/sim/testsuite/arm/thumb/tst.cgs index 068fccc..068fccc 100644 --- a/sim/testsuite/sim/arm/thumb/tst.cgs +++ b/sim/testsuite/arm/thumb/tst.cgs diff --git a/sim/testsuite/sim/arm/tst.cgs b/sim/testsuite/arm/tst.cgs index f071707..f071707 100644 --- a/sim/testsuite/sim/arm/tst.cgs +++ b/sim/testsuite/arm/tst.cgs diff --git a/sim/testsuite/sim/arm/umlal.cgs b/sim/testsuite/arm/umlal.cgs index 1c17fb6..1c17fb6 100644 --- a/sim/testsuite/sim/arm/umlal.cgs +++ b/sim/testsuite/arm/umlal.cgs diff --git a/sim/testsuite/sim/arm/umull.cgs b/sim/testsuite/arm/umull.cgs index a58541c..a58541c 100644 --- a/sim/testsuite/sim/arm/umull.cgs +++ b/sim/testsuite/arm/umull.cgs diff --git a/sim/testsuite/sim/arm/xscale/blx.cgs b/sim/testsuite/arm/xscale/blx.cgs index 854647b..854647b 100644 --- a/sim/testsuite/sim/arm/xscale/blx.cgs +++ b/sim/testsuite/arm/xscale/blx.cgs diff --git a/sim/testsuite/sim/arm/xscale/mia.cgs b/sim/testsuite/arm/xscale/mia.cgs index a3f729e..a3f729e 100644 --- a/sim/testsuite/sim/arm/xscale/mia.cgs +++ b/sim/testsuite/arm/xscale/mia.cgs diff --git a/sim/testsuite/sim/arm/xscale/miaph.cgs b/sim/testsuite/arm/xscale/miaph.cgs index 53fb201..53fb201 100644 --- a/sim/testsuite/sim/arm/xscale/miaph.cgs +++ b/sim/testsuite/arm/xscale/miaph.cgs diff --git a/sim/testsuite/sim/arm/xscale/miaxy.cgs b/sim/testsuite/arm/xscale/miaxy.cgs index 624564e..624564e 100644 --- a/sim/testsuite/sim/arm/xscale/miaxy.cgs +++ b/sim/testsuite/arm/xscale/miaxy.cgs diff --git a/sim/testsuite/sim/arm/xscale/mra.cgs b/sim/testsuite/arm/xscale/mra.cgs index be4d9df..be4d9df 100644 --- a/sim/testsuite/sim/arm/xscale/mra.cgs +++ b/sim/testsuite/arm/xscale/mra.cgs diff --git a/sim/testsuite/sim/arm/xscale/testutils.inc b/sim/testsuite/arm/xscale/testutils.inc index ae49db8..ae49db8 100644 --- a/sim/testsuite/sim/arm/xscale/testutils.inc +++ b/sim/testsuite/arm/xscale/testutils.inc diff --git a/sim/testsuite/sim/arm/xscale/xscale.exp b/sim/testsuite/arm/xscale/xscale.exp index 7c08f11..7c08f11 100644 --- a/sim/testsuite/sim/arm/xscale/xscale.exp +++ b/sim/testsuite/arm/xscale/xscale.exp diff --git a/sim/testsuite/sim/avr/ChangeLog b/sim/testsuite/avr/ChangeLog index 8c1bde2..8c1bde2 100644 --- a/sim/testsuite/sim/avr/ChangeLog +++ b/sim/testsuite/avr/ChangeLog diff --git a/sim/testsuite/sim/avr/allinsn.exp b/sim/testsuite/avr/allinsn.exp index 584a93d..584a93d 100644 --- a/sim/testsuite/sim/avr/allinsn.exp +++ b/sim/testsuite/avr/allinsn.exp diff --git a/sim/testsuite/sim/avr/pass.s b/sim/testsuite/avr/pass.s index fbcc485..fbcc485 100644 --- a/sim/testsuite/sim/avr/pass.s +++ b/sim/testsuite/avr/pass.s diff --git a/sim/testsuite/sim/avr/testutils.inc b/sim/testsuite/avr/testutils.inc index baad45d..baad45d 100644 --- a/sim/testsuite/sim/avr/testutils.inc +++ b/sim/testsuite/avr/testutils.inc diff --git a/sim/testsuite/sim/bfin/.gitignore b/sim/testsuite/bfin/.gitignore index 5164f03..5164f03 100644 --- a/sim/testsuite/sim/bfin/.gitignore +++ b/sim/testsuite/bfin/.gitignore diff --git a/sim/testsuite/sim/bfin/10272_small.s b/sim/testsuite/bfin/10272_small.s index b260f9c..b260f9c 100644 --- a/sim/testsuite/sim/bfin/10272_small.s +++ b/sim/testsuite/bfin/10272_small.s diff --git a/sim/testsuite/sim/bfin/10436.s b/sim/testsuite/bfin/10436.s index 9975436..9975436 100644 --- a/sim/testsuite/sim/bfin/10436.s +++ b/sim/testsuite/bfin/10436.s diff --git a/sim/testsuite/sim/bfin/10622.s b/sim/testsuite/bfin/10622.s index 67076af..67076af 100644 --- a/sim/testsuite/sim/bfin/10622.s +++ b/sim/testsuite/bfin/10622.s diff --git a/sim/testsuite/sim/bfin/10742.s b/sim/testsuite/bfin/10742.s index 67cb6c9..67cb6c9 100644 --- a/sim/testsuite/sim/bfin/10742.s +++ b/sim/testsuite/bfin/10742.s diff --git a/sim/testsuite/sim/bfin/10799.s b/sim/testsuite/bfin/10799.s index 76e1eb3..76e1eb3 100644 --- a/sim/testsuite/sim/bfin/10799.s +++ b/sim/testsuite/bfin/10799.s diff --git a/sim/testsuite/sim/bfin/11080.s b/sim/testsuite/bfin/11080.s index c5652cc..c5652cc 100644 --- a/sim/testsuite/sim/bfin/11080.s +++ b/sim/testsuite/bfin/11080.s diff --git a/sim/testsuite/sim/bfin/7641.s b/sim/testsuite/bfin/7641.s index 864480c..864480c 100644 --- a/sim/testsuite/sim/bfin/7641.s +++ b/sim/testsuite/bfin/7641.s diff --git a/sim/testsuite/sim/bfin/ChangeLog b/sim/testsuite/bfin/ChangeLog index b8fdc04..b8fdc04 100644 --- a/sim/testsuite/sim/bfin/ChangeLog +++ b/sim/testsuite/bfin/ChangeLog diff --git a/sim/testsuite/sim/bfin/PN_generator.s b/sim/testsuite/bfin/PN_generator.s index 7d92b85..7d92b85 100644 --- a/sim/testsuite/sim/bfin/PN_generator.s +++ b/sim/testsuite/bfin/PN_generator.s diff --git a/sim/testsuite/sim/bfin/a0.s b/sim/testsuite/bfin/a0.s index 3bc78d6..3bc78d6 100644 --- a/sim/testsuite/sim/bfin/a0.s +++ b/sim/testsuite/bfin/a0.s diff --git a/sim/testsuite/sim/bfin/a0shift.S b/sim/testsuite/bfin/a0shift.S index 18bfcbd..18bfcbd 100644 --- a/sim/testsuite/sim/bfin/a0shift.S +++ b/sim/testsuite/bfin/a0shift.S diff --git a/sim/testsuite/sim/bfin/a1.s b/sim/testsuite/bfin/a1.s index 40f9d40..40f9d40 100644 --- a/sim/testsuite/sim/bfin/a1.s +++ b/sim/testsuite/bfin/a1.s diff --git a/sim/testsuite/sim/bfin/a10.s b/sim/testsuite/bfin/a10.s index 4117e60..4117e60 100644 --- a/sim/testsuite/sim/bfin/a10.s +++ b/sim/testsuite/bfin/a10.s diff --git a/sim/testsuite/sim/bfin/a11.S b/sim/testsuite/bfin/a11.S index bf3723a..bf3723a 100644 --- a/sim/testsuite/sim/bfin/a11.S +++ b/sim/testsuite/bfin/a11.S diff --git a/sim/testsuite/sim/bfin/a12.s b/sim/testsuite/bfin/a12.s index ddc436e..ddc436e 100644 --- a/sim/testsuite/sim/bfin/a12.s +++ b/sim/testsuite/bfin/a12.s diff --git a/sim/testsuite/sim/bfin/a2.s b/sim/testsuite/bfin/a2.s index eb668dd..eb668dd 100644 --- a/sim/testsuite/sim/bfin/a2.s +++ b/sim/testsuite/bfin/a2.s diff --git a/sim/testsuite/sim/bfin/a20.S b/sim/testsuite/bfin/a20.S index 6245994..6245994 100644 --- a/sim/testsuite/sim/bfin/a20.S +++ b/sim/testsuite/bfin/a20.S diff --git a/sim/testsuite/sim/bfin/a21.s b/sim/testsuite/bfin/a21.s index c621921..c621921 100644 --- a/sim/testsuite/sim/bfin/a21.s +++ b/sim/testsuite/bfin/a21.s diff --git a/sim/testsuite/sim/bfin/a22.s b/sim/testsuite/bfin/a22.s index 1df76df..1df76df 100644 --- a/sim/testsuite/sim/bfin/a22.s +++ b/sim/testsuite/bfin/a22.s diff --git a/sim/testsuite/sim/bfin/a23.s b/sim/testsuite/bfin/a23.s index d63fa0c..d63fa0c 100644 --- a/sim/testsuite/sim/bfin/a23.s +++ b/sim/testsuite/bfin/a23.s diff --git a/sim/testsuite/sim/bfin/a24.s b/sim/testsuite/bfin/a24.s index 507350f..507350f 100644 --- a/sim/testsuite/sim/bfin/a24.s +++ b/sim/testsuite/bfin/a24.s diff --git a/sim/testsuite/sim/bfin/a25.s b/sim/testsuite/bfin/a25.s index b5d5d7b..b5d5d7b 100644 --- a/sim/testsuite/sim/bfin/a25.s +++ b/sim/testsuite/bfin/a25.s diff --git a/sim/testsuite/sim/bfin/a26.s b/sim/testsuite/bfin/a26.s index 2e9a0b5..2e9a0b5 100644 --- a/sim/testsuite/sim/bfin/a26.s +++ b/sim/testsuite/bfin/a26.s diff --git a/sim/testsuite/sim/bfin/a3.s b/sim/testsuite/bfin/a3.s index c53300b..c53300b 100644 --- a/sim/testsuite/sim/bfin/a3.s +++ b/sim/testsuite/bfin/a3.s diff --git a/sim/testsuite/sim/bfin/a30.s b/sim/testsuite/bfin/a30.s index 38dd401..38dd401 100644 --- a/sim/testsuite/sim/bfin/a30.s +++ b/sim/testsuite/bfin/a30.s diff --git a/sim/testsuite/sim/bfin/a4.s b/sim/testsuite/bfin/a4.s index d0f5ef5..d0f5ef5 100644 --- a/sim/testsuite/sim/bfin/a4.s +++ b/sim/testsuite/bfin/a4.s diff --git a/sim/testsuite/sim/bfin/a5.s b/sim/testsuite/bfin/a5.s index d0c0143..d0c0143 100644 --- a/sim/testsuite/sim/bfin/a5.s +++ b/sim/testsuite/bfin/a5.s diff --git a/sim/testsuite/sim/bfin/a6.s b/sim/testsuite/bfin/a6.s index 27de5d2..27de5d2 100644 --- a/sim/testsuite/sim/bfin/a6.s +++ b/sim/testsuite/bfin/a6.s diff --git a/sim/testsuite/sim/bfin/a7.s b/sim/testsuite/bfin/a7.s index 4fbc5f6..4fbc5f6 100644 --- a/sim/testsuite/sim/bfin/a7.s +++ b/sim/testsuite/bfin/a7.s diff --git a/sim/testsuite/sim/bfin/a8.s b/sim/testsuite/bfin/a8.s index 23f3464..23f3464 100644 --- a/sim/testsuite/sim/bfin/a8.s +++ b/sim/testsuite/bfin/a8.s diff --git a/sim/testsuite/sim/bfin/a9.s b/sim/testsuite/bfin/a9.s index 525b17f..525b17f 100644 --- a/sim/testsuite/sim/bfin/a9.s +++ b/sim/testsuite/bfin/a9.s diff --git a/sim/testsuite/sim/bfin/abs-2.S b/sim/testsuite/bfin/abs-2.S index 1e768b0..1e768b0 100644 --- a/sim/testsuite/sim/bfin/abs-2.S +++ b/sim/testsuite/bfin/abs-2.S diff --git a/sim/testsuite/sim/bfin/abs-3.S b/sim/testsuite/bfin/abs-3.S index 44ba765..44ba765 100644 --- a/sim/testsuite/sim/bfin/abs-3.S +++ b/sim/testsuite/bfin/abs-3.S diff --git a/sim/testsuite/sim/bfin/abs-4.S b/sim/testsuite/bfin/abs-4.S index 0e691e0..0e691e0 100644 --- a/sim/testsuite/sim/bfin/abs-4.S +++ b/sim/testsuite/bfin/abs-4.S diff --git a/sim/testsuite/sim/bfin/abs.S b/sim/testsuite/bfin/abs.S index 1425d42..1425d42 100644 --- a/sim/testsuite/sim/bfin/abs.S +++ b/sim/testsuite/bfin/abs.S diff --git a/sim/testsuite/sim/bfin/abs_acc.s b/sim/testsuite/bfin/abs_acc.s index 99ed052..99ed052 100644 --- a/sim/testsuite/sim/bfin/abs_acc.s +++ b/sim/testsuite/bfin/abs_acc.s diff --git a/sim/testsuite/sim/bfin/acc-rot.s b/sim/testsuite/bfin/acc-rot.s index ccf307c..ccf307c 100644 --- a/sim/testsuite/sim/bfin/acc-rot.s +++ b/sim/testsuite/bfin/acc-rot.s diff --git a/sim/testsuite/sim/bfin/acp5_19.s b/sim/testsuite/bfin/acp5_19.s index 74e7552..74e7552 100644 --- a/sim/testsuite/sim/bfin/acp5_19.s +++ b/sim/testsuite/bfin/acp5_19.s diff --git a/sim/testsuite/sim/bfin/acp5_4.s b/sim/testsuite/bfin/acp5_4.s index 993f7ba..993f7ba 100644 --- a/sim/testsuite/sim/bfin/acp5_4.s +++ b/sim/testsuite/bfin/acp5_4.s diff --git a/sim/testsuite/sim/bfin/add_imm7.s b/sim/testsuite/bfin/add_imm7.s index 31f1538..31f1538 100644 --- a/sim/testsuite/sim/bfin/add_imm7.s +++ b/sim/testsuite/bfin/add_imm7.s diff --git a/sim/testsuite/sim/bfin/add_shift.S b/sim/testsuite/bfin/add_shift.S index 8a8bf63..8a8bf63 100644 --- a/sim/testsuite/sim/bfin/add_shift.S +++ b/sim/testsuite/bfin/add_shift.S diff --git a/sim/testsuite/sim/bfin/add_sub_acc.s b/sim/testsuite/bfin/add_sub_acc.s index 84416d0..84416d0 100644 --- a/sim/testsuite/sim/bfin/add_sub_acc.s +++ b/sim/testsuite/bfin/add_sub_acc.s diff --git a/sim/testsuite/sim/bfin/addsub_flags.S b/sim/testsuite/bfin/addsub_flags.S index 78319c5..78319c5 100644 --- a/sim/testsuite/sim/bfin/addsub_flags.S +++ b/sim/testsuite/bfin/addsub_flags.S diff --git a/sim/testsuite/sim/bfin/algnbug1.s b/sim/testsuite/bfin/algnbug1.s index be0363b..be0363b 100644 --- a/sim/testsuite/sim/bfin/algnbug1.s +++ b/sim/testsuite/bfin/algnbug1.s diff --git a/sim/testsuite/sim/bfin/algnbug2.s b/sim/testsuite/bfin/algnbug2.s index b06d5ad..b06d5ad 100644 --- a/sim/testsuite/sim/bfin/algnbug2.s +++ b/sim/testsuite/bfin/algnbug2.s diff --git a/sim/testsuite/sim/bfin/allinsn.exp b/sim/testsuite/bfin/allinsn.exp index aa304ea..aa304ea 100644 --- a/sim/testsuite/sim/bfin/allinsn.exp +++ b/sim/testsuite/bfin/allinsn.exp diff --git a/sim/testsuite/sim/bfin/argc.c b/sim/testsuite/bfin/argc.c index 21f1fef..21f1fef 100644 --- a/sim/testsuite/sim/bfin/argc.c +++ b/sim/testsuite/bfin/argc.c diff --git a/sim/testsuite/sim/bfin/ashift.s b/sim/testsuite/bfin/ashift.s index de0b36e..de0b36e 100644 --- a/sim/testsuite/sim/bfin/ashift.s +++ b/sim/testsuite/bfin/ashift.s diff --git a/sim/testsuite/sim/bfin/ashift_flags.s b/sim/testsuite/bfin/ashift_flags.s index 87f00be..87f00be 100644 --- a/sim/testsuite/sim/bfin/ashift_flags.s +++ b/sim/testsuite/bfin/ashift_flags.s diff --git a/sim/testsuite/sim/bfin/ashift_left.s b/sim/testsuite/bfin/ashift_left.s index 04cfa40..04cfa40 100644 --- a/sim/testsuite/sim/bfin/ashift_left.s +++ b/sim/testsuite/bfin/ashift_left.s diff --git a/sim/testsuite/sim/bfin/b0.S b/sim/testsuite/bfin/b0.S index 5a02092..5a02092 100644 --- a/sim/testsuite/sim/bfin/b0.S +++ b/sim/testsuite/bfin/b0.S diff --git a/sim/testsuite/sim/bfin/b1.s b/sim/testsuite/bfin/b1.s index c9eaeca..c9eaeca 100644 --- a/sim/testsuite/sim/bfin/b1.s +++ b/sim/testsuite/bfin/b1.s diff --git a/sim/testsuite/sim/bfin/b2.S b/sim/testsuite/bfin/b2.S index 731f874..731f874 100644 --- a/sim/testsuite/sim/bfin/b2.S +++ b/sim/testsuite/bfin/b2.S diff --git a/sim/testsuite/sim/bfin/brcc.s b/sim/testsuite/bfin/brcc.s index 479bf50..479bf50 100644 --- a/sim/testsuite/sim/bfin/brcc.s +++ b/sim/testsuite/bfin/brcc.s diff --git a/sim/testsuite/sim/bfin/brevadd.s b/sim/testsuite/bfin/brevadd.s index 56e1122..56e1122 100644 --- a/sim/testsuite/sim/bfin/brevadd.s +++ b/sim/testsuite/bfin/brevadd.s diff --git a/sim/testsuite/sim/bfin/byteop16m.s b/sim/testsuite/bfin/byteop16m.s index bd7478f..bd7478f 100644 --- a/sim/testsuite/sim/bfin/byteop16m.s +++ b/sim/testsuite/bfin/byteop16m.s diff --git a/sim/testsuite/sim/bfin/byteop16p.s b/sim/testsuite/bfin/byteop16p.s index fdc5d66..fdc5d66 100644 --- a/sim/testsuite/sim/bfin/byteop16p.s +++ b/sim/testsuite/bfin/byteop16p.s diff --git a/sim/testsuite/sim/bfin/byteop1p.s b/sim/testsuite/bfin/byteop1p.s index e90d790..e90d790 100644 --- a/sim/testsuite/sim/bfin/byteop1p.s +++ b/sim/testsuite/bfin/byteop1p.s diff --git a/sim/testsuite/sim/bfin/byteop2p.s b/sim/testsuite/bfin/byteop2p.s index e11109a..e11109a 100644 --- a/sim/testsuite/sim/bfin/byteop2p.s +++ b/sim/testsuite/bfin/byteop2p.s diff --git a/sim/testsuite/sim/bfin/byteop3p.s b/sim/testsuite/bfin/byteop3p.s index a5390f8..a5390f8 100644 --- a/sim/testsuite/sim/bfin/byteop3p.s +++ b/sim/testsuite/bfin/byteop3p.s diff --git a/sim/testsuite/sim/bfin/byteunpack.s b/sim/testsuite/bfin/byteunpack.s index 883c071..883c071 100644 --- a/sim/testsuite/sim/bfin/byteunpack.s +++ b/sim/testsuite/bfin/byteunpack.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s b/sim/testsuite/bfin/c_alu2op_arith_r_sft.s index 7ce9d4e..7ce9d4e 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s +++ b/sim/testsuite/bfin/c_alu2op_arith_r_sft.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_b.s b/sim/testsuite/bfin/c_alu2op_conv_b.s index 0de3b52..0de3b52 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_conv_b.s +++ b/sim/testsuite/bfin/c_alu2op_conv_b.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_h.s b/sim/testsuite/bfin/c_alu2op_conv_h.s index 70468a6..70468a6 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_conv_h.s +++ b/sim/testsuite/bfin/c_alu2op_conv_h.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_mix.s b/sim/testsuite/bfin/c_alu2op_conv_mix.s index 7c33c13..7c33c13 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_conv_mix.s +++ b/sim/testsuite/bfin/c_alu2op_conv_mix.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_neg.s b/sim/testsuite/bfin/c_alu2op_conv_neg.s index 85314a8..85314a8 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_conv_neg.s +++ b/sim/testsuite/bfin/c_alu2op_conv_neg.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s b/sim/testsuite/bfin/c_alu2op_conv_toggle.s index 791d7a9..791d7a9 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s +++ b/sim/testsuite/bfin/c_alu2op_conv_toggle.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_xb.s b/sim/testsuite/bfin/c_alu2op_conv_xb.s index 779a790..779a790 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_conv_xb.s +++ b/sim/testsuite/bfin/c_alu2op_conv_xb.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_xh.s b/sim/testsuite/bfin/c_alu2op_conv_xh.s index 75b06c0..75b06c0 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_conv_xh.s +++ b/sim/testsuite/bfin/c_alu2op_conv_xh.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_divq.s b/sim/testsuite/bfin/c_alu2op_divq.s index 2a03227..2a03227 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_divq.s +++ b/sim/testsuite/bfin/c_alu2op_divq.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_divs.s b/sim/testsuite/bfin/c_alu2op_divs.s index f0fc091..f0fc091 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_divs.s +++ b/sim/testsuite/bfin/c_alu2op_divs.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s b/sim/testsuite/bfin/c_alu2op_log_l_sft.s index 06489ef..06489ef 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s +++ b/sim/testsuite/bfin/c_alu2op_log_l_sft.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_log_r_sft.s b/sim/testsuite/bfin/c_alu2op_log_r_sft.s index fdb14fc..fdb14fc 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_log_r_sft.s +++ b/sim/testsuite/bfin/c_alu2op_log_r_sft.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_shadd_1.s b/sim/testsuite/bfin/c_alu2op_shadd_1.s index 73e39ec..73e39ec 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_shadd_1.s +++ b/sim/testsuite/bfin/c_alu2op_shadd_1.s diff --git a/sim/testsuite/sim/bfin/c_alu2op_shadd_2.s b/sim/testsuite/bfin/c_alu2op_shadd_2.s index b9812f4..b9812f4 100644 --- a/sim/testsuite/sim/bfin/c_alu2op_shadd_2.s +++ b/sim/testsuite/bfin/c_alu2op_shadd_2.s diff --git a/sim/testsuite/sim/bfin/c_br_preg_killed_ac.s b/sim/testsuite/bfin/c_br_preg_killed_ac.s index 67a5bdc..67a5bdc 100644 --- a/sim/testsuite/sim/bfin/c_br_preg_killed_ac.s +++ b/sim/testsuite/bfin/c_br_preg_killed_ac.s diff --git a/sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s b/sim/testsuite/bfin/c_br_preg_killed_ex1.s index 7a18f53..7a18f53 100644 --- a/sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s +++ b/sim/testsuite/bfin/c_br_preg_killed_ex1.s diff --git a/sim/testsuite/sim/bfin/c_br_preg_stall_ac.s b/sim/testsuite/bfin/c_br_preg_stall_ac.s index 7ac29e6..7ac29e6 100644 --- a/sim/testsuite/sim/bfin/c_br_preg_stall_ac.s +++ b/sim/testsuite/bfin/c_br_preg_stall_ac.s diff --git a/sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s b/sim/testsuite/bfin/c_br_preg_stall_ex1.s index 5310edf..5310edf 100644 --- a/sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s +++ b/sim/testsuite/bfin/c_br_preg_stall_ex1.s diff --git a/sim/testsuite/sim/bfin/c_brcc_bp1.s b/sim/testsuite/bfin/c_brcc_bp1.s index 012d1a5..012d1a5 100644 --- a/sim/testsuite/sim/bfin/c_brcc_bp1.s +++ b/sim/testsuite/bfin/c_brcc_bp1.s diff --git a/sim/testsuite/sim/bfin/c_brcc_bp2.s b/sim/testsuite/bfin/c_brcc_bp2.s index 1fc7278..1fc7278 100644 --- a/sim/testsuite/sim/bfin/c_brcc_bp2.s +++ b/sim/testsuite/bfin/c_brcc_bp2.s diff --git a/sim/testsuite/sim/bfin/c_brcc_bp3.s b/sim/testsuite/bfin/c_brcc_bp3.s index 0a21994..0a21994 100644 --- a/sim/testsuite/sim/bfin/c_brcc_bp3.s +++ b/sim/testsuite/bfin/c_brcc_bp3.s diff --git a/sim/testsuite/sim/bfin/c_brcc_bp4.s b/sim/testsuite/bfin/c_brcc_bp4.s index 39f64b1..39f64b1 100644 --- a/sim/testsuite/sim/bfin/c_brcc_bp4.s +++ b/sim/testsuite/bfin/c_brcc_bp4.s diff --git a/sim/testsuite/sim/bfin/c_brcc_brf_bp.s b/sim/testsuite/bfin/c_brcc_brf_bp.s index 7ca29c5..7ca29c5 100644 --- a/sim/testsuite/sim/bfin/c_brcc_brf_bp.s +++ b/sim/testsuite/bfin/c_brcc_brf_bp.s diff --git a/sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s b/sim/testsuite/bfin/c_brcc_brf_brt_bp.s index c9f2945..c9f2945 100644 --- a/sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s +++ b/sim/testsuite/bfin/c_brcc_brf_brt_bp.s diff --git a/sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s b/sim/testsuite/bfin/c_brcc_brf_brt_nbp.s index 32b3bd0..32b3bd0 100644 --- a/sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s +++ b/sim/testsuite/bfin/c_brcc_brf_brt_nbp.s diff --git a/sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s b/sim/testsuite/bfin/c_brcc_brf_fbkwd.s index 371238c..371238c 100644 --- a/sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s +++ b/sim/testsuite/bfin/c_brcc_brf_fbkwd.s diff --git a/sim/testsuite/sim/bfin/c_brcc_brf_nbp.s b/sim/testsuite/bfin/c_brcc_brf_nbp.s index 52eb0f3..52eb0f3 100644 --- a/sim/testsuite/sim/bfin/c_brcc_brf_nbp.s +++ b/sim/testsuite/bfin/c_brcc_brf_nbp.s diff --git a/sim/testsuite/sim/bfin/c_brcc_brt_bp.s b/sim/testsuite/bfin/c_brcc_brt_bp.s index d3ad0fc..d3ad0fc 100644 --- a/sim/testsuite/sim/bfin/c_brcc_brt_bp.s +++ b/sim/testsuite/bfin/c_brcc_brt_bp.s diff --git a/sim/testsuite/sim/bfin/c_brcc_brt_nbp.s b/sim/testsuite/bfin/c_brcc_brt_nbp.s index a1c5e6b..a1c5e6b 100644 --- a/sim/testsuite/sim/bfin/c_brcc_brt_nbp.s +++ b/sim/testsuite/bfin/c_brcc_brt_nbp.s diff --git a/sim/testsuite/sim/bfin/c_brcc_kills_dhits.s b/sim/testsuite/bfin/c_brcc_kills_dhits.s index 5224554..5224554 100644 --- a/sim/testsuite/sim/bfin/c_brcc_kills_dhits.s +++ b/sim/testsuite/bfin/c_brcc_kills_dhits.s diff --git a/sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s b/sim/testsuite/bfin/c_brcc_kills_dmiss.s index 62bd7e1..62bd7e1 100644 --- a/sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s +++ b/sim/testsuite/bfin/c_brcc_kills_dmiss.s diff --git a/sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s b/sim/testsuite/bfin/c_cactrl_iflush_pr.s index 5d85792..5d85792 100644 --- a/sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s +++ b/sim/testsuite/bfin/c_cactrl_iflush_pr.s diff --git a/sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s b/sim/testsuite/bfin/c_cactrl_iflush_pr_pp.s index 96fbdc9..96fbdc9 100644 --- a/sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s +++ b/sim/testsuite/bfin/c_cactrl_iflush_pr_pp.s diff --git a/sim/testsuite/sim/bfin/c_calla_ljump.s b/sim/testsuite/bfin/c_calla_ljump.s index be1e94f..be1e94f 100644 --- a/sim/testsuite/sim/bfin/c_calla_ljump.s +++ b/sim/testsuite/bfin/c_calla_ljump.s diff --git a/sim/testsuite/sim/bfin/c_calla_subr.s b/sim/testsuite/bfin/c_calla_subr.s index 8c651da..8c651da 100644 --- a/sim/testsuite/sim/bfin/c_calla_subr.s +++ b/sim/testsuite/bfin/c_calla_subr.s diff --git a/sim/testsuite/sim/bfin/c_cc2dreg.s b/sim/testsuite/bfin/c_cc2dreg.s index 38aab85..38aab85 100644 --- a/sim/testsuite/sim/bfin/c_cc2dreg.s +++ b/sim/testsuite/bfin/c_cc2dreg.s diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S b/sim/testsuite/bfin/c_cc2stat_cc_ac.S index 964f82a..964f82a 100644 --- a/sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S +++ b/sim/testsuite/bfin/c_cc2stat_cc_ac.S diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_an.s b/sim/testsuite/bfin/c_cc2stat_cc_an.s index d93024f..d93024f 100644 --- a/sim/testsuite/sim/bfin/c_cc2stat_cc_an.s +++ b/sim/testsuite/bfin/c_cc2stat_cc_an.s diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s b/sim/testsuite/bfin/c_cc2stat_cc_aq.s index e8b877e..e8b877e 100644 --- a/sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s +++ b/sim/testsuite/bfin/c_cc2stat_cc_aq.s diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S b/sim/testsuite/bfin/c_cc2stat_cc_av0.S index c600902..c600902 100644 --- a/sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S +++ b/sim/testsuite/bfin/c_cc2stat_cc_av0.S diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S b/sim/testsuite/bfin/c_cc2stat_cc_av1.S index 2855085..2855085 100644 --- a/sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S +++ b/sim/testsuite/bfin/c_cc2stat_cc_av1.S diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_az.s b/sim/testsuite/bfin/c_cc2stat_cc_az.s index 0d8b05b..0d8b05b 100644 --- a/sim/testsuite/sim/bfin/c_cc2stat_cc_az.s +++ b/sim/testsuite/bfin/c_cc2stat_cc_az.s diff --git a/sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S b/sim/testsuite/bfin/c_cc_flag_ccmv_depend.S index 807a753..807a753 100644 --- a/sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S +++ b/sim/testsuite/bfin/c_cc_flag_ccmv_depend.S diff --git a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft.s index a36f31a..a36f31a 100644 --- a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s +++ b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft.s diff --git a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_s1.s index 24505c2..24505c2 100644 --- a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s +++ b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_s1.s diff --git a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_sn.s index 8002cbd..8002cbd 100644 --- a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s +++ b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_sn.s diff --git a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft.s index 7ad1823..7ad1823 100644 --- a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s +++ b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft.s diff --git a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_s1.s index f0306c9..f0306c9 100644 --- a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s +++ b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_s1.s diff --git a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_sn.S index 8b04188..8b04188 100644 --- a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S +++ b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_sn.S diff --git a/sim/testsuite/sim/bfin/c_ccflag_a0a1.S b/sim/testsuite/bfin/c_ccflag_a0a1.S index 8163417..8163417 100644 --- a/sim/testsuite/sim/bfin/c_ccflag_a0a1.S +++ b/sim/testsuite/bfin/c_ccflag_a0a1.S diff --git a/sim/testsuite/sim/bfin/c_ccflag_dr_dr.s b/sim/testsuite/bfin/c_ccflag_dr_dr.s index a72cb0c..a72cb0c 100644 --- a/sim/testsuite/sim/bfin/c_ccflag_dr_dr.s +++ b/sim/testsuite/bfin/c_ccflag_dr_dr.s diff --git a/sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s b/sim/testsuite/bfin/c_ccflag_dr_dr_uu.s index 2709c89..2709c89 100644 --- a/sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s +++ b/sim/testsuite/bfin/c_ccflag_dr_dr_uu.s diff --git a/sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s b/sim/testsuite/bfin/c_ccflag_dr_imm3.s index e584b80..e584b80 100644 --- a/sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s +++ b/sim/testsuite/bfin/c_ccflag_dr_imm3.s diff --git a/sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s b/sim/testsuite/bfin/c_ccflag_dr_imm3_uu.s index d4a6a48..d4a6a48 100644 --- a/sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s +++ b/sim/testsuite/bfin/c_ccflag_dr_imm3_uu.s diff --git a/sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s b/sim/testsuite/bfin/c_ccflag_pr_imm3.s index aa6a0eb..aa6a0eb 100644 --- a/sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s +++ b/sim/testsuite/bfin/c_ccflag_pr_imm3.s diff --git a/sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s b/sim/testsuite/bfin/c_ccflag_pr_imm3_uu.s index 6b18702..6b18702 100644 --- a/sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s +++ b/sim/testsuite/bfin/c_ccflag_pr_imm3_uu.s diff --git a/sim/testsuite/sim/bfin/c_ccflag_pr_pr.s b/sim/testsuite/bfin/c_ccflag_pr_pr.s index ef9db52..ef9db52 100644 --- a/sim/testsuite/sim/bfin/c_ccflag_pr_pr.s +++ b/sim/testsuite/bfin/c_ccflag_pr_pr.s diff --git a/sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s b/sim/testsuite/bfin/c_ccflag_pr_pr_uu.s index 0cde8c2..0cde8c2 100644 --- a/sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s +++ b/sim/testsuite/bfin/c_ccflag_pr_pr_uu.s diff --git a/sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s b/sim/testsuite/bfin/c_ccmv_cc_dr_dr.s index b9e4fa6..b9e4fa6 100644 --- a/sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s +++ b/sim/testsuite/bfin/c_ccmv_cc_dr_dr.s diff --git a/sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s b/sim/testsuite/bfin/c_ccmv_cc_dr_pr.s index 186a199..186a199 100644 --- a/sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s +++ b/sim/testsuite/bfin/c_ccmv_cc_dr_pr.s diff --git a/sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s b/sim/testsuite/bfin/c_ccmv_cc_pr_pr.s index df93ccb..df93ccb 100644 --- a/sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s +++ b/sim/testsuite/bfin/c_ccmv_cc_pr_pr.s diff --git a/sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s b/sim/testsuite/bfin/c_ccmv_ncc_dr_dr.s index 94a6e32..94a6e32 100644 --- a/sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s +++ b/sim/testsuite/bfin/c_ccmv_ncc_dr_dr.s diff --git a/sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s b/sim/testsuite/bfin/c_ccmv_ncc_dr_pr.s index 1b981ac..1b981ac 100644 --- a/sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s +++ b/sim/testsuite/bfin/c_ccmv_ncc_dr_pr.s diff --git a/sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s b/sim/testsuite/bfin/c_ccmv_ncc_pr_pr.s index 58c38ed..58c38ed 100644 --- a/sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s +++ b/sim/testsuite/bfin/c_ccmv_ncc_pr_pr.s diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s b/sim/testsuite/bfin/c_comp3op_dr_and_dr.s index 567187b..567187b 100644 --- a/sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s +++ b/sim/testsuite/bfin/c_comp3op_dr_and_dr.s diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s b/sim/testsuite/bfin/c_comp3op_dr_minus_dr.s index ebf2b0b..ebf2b0b 100644 --- a/sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s +++ b/sim/testsuite/bfin/c_comp3op_dr_minus_dr.s diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_mix.s b/sim/testsuite/bfin/c_comp3op_dr_mix.s index 4920918..4920918 100644 --- a/sim/testsuite/sim/bfin/c_comp3op_dr_mix.s +++ b/sim/testsuite/bfin/c_comp3op_dr_mix.s diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s b/sim/testsuite/bfin/c_comp3op_dr_or_dr.s index 36e6401..36e6401 100644 --- a/sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s +++ b/sim/testsuite/bfin/c_comp3op_dr_or_dr.s diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s b/sim/testsuite/bfin/c_comp3op_dr_plus_dr.s index fff4cb7..fff4cb7 100644 --- a/sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s +++ b/sim/testsuite/bfin/c_comp3op_dr_plus_dr.s diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s b/sim/testsuite/bfin/c_comp3op_dr_xor_dr.s index fa0db63..fa0db63 100644 --- a/sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s +++ b/sim/testsuite/bfin/c_comp3op_dr_xor_dr.s diff --git a/sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s b/sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh1.s index f570a5f..f570a5f 100644 --- a/sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s +++ b/sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh1.s diff --git a/sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s b/sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh2.s index dd86726..dd86726 100644 --- a/sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s +++ b/sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh2.s diff --git a/sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s b/sim/testsuite/bfin/c_compi2opd_dr_add_i7_n.s index af3406b..af3406b 100644 --- a/sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s +++ b/sim/testsuite/bfin/c_compi2opd_dr_add_i7_n.s diff --git a/sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s b/sim/testsuite/bfin/c_compi2opd_dr_add_i7_p.s index 66b4537..66b4537 100644 --- a/sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s +++ b/sim/testsuite/bfin/c_compi2opd_dr_add_i7_p.s diff --git a/sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s b/sim/testsuite/bfin/c_compi2opd_dr_eq_i7_n.s index 509929d..509929d 100644 --- a/sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s +++ b/sim/testsuite/bfin/c_compi2opd_dr_eq_i7_n.s diff --git a/sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s b/sim/testsuite/bfin/c_compi2opd_dr_eq_i7_p.s index 5e792cc..5e792cc 100644 --- a/sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s +++ b/sim/testsuite/bfin/c_compi2opd_dr_eq_i7_p.s diff --git a/sim/testsuite/sim/bfin/c_compi2opd_flags.S b/sim/testsuite/bfin/c_compi2opd_flags.S index 5438e91..5438e91 100644 --- a/sim/testsuite/sim/bfin/c_compi2opd_flags.S +++ b/sim/testsuite/bfin/c_compi2opd_flags.S diff --git a/sim/testsuite/sim/bfin/c_compi2opd_flags_2.S b/sim/testsuite/bfin/c_compi2opd_flags_2.S index 83bf1b0..83bf1b0 100644 --- a/sim/testsuite/sim/bfin/c_compi2opd_flags_2.S +++ b/sim/testsuite/bfin/c_compi2opd_flags_2.S diff --git a/sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_n.s b/sim/testsuite/bfin/c_compi2opp_pr_add_i7_n.s index b63cb86..b63cb86 100644 --- a/sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_n.s +++ b/sim/testsuite/bfin/c_compi2opp_pr_add_i7_n.s diff --git a/sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_p.s b/sim/testsuite/bfin/c_compi2opp_pr_add_i7_p.s index 75336a8..75336a8 100644 --- a/sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_p.s +++ b/sim/testsuite/bfin/c_compi2opp_pr_add_i7_p.s diff --git a/sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s b/sim/testsuite/bfin/c_compi2opp_pr_eq_i7_n.s index efeeb69..efeeb69 100644 --- a/sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s +++ b/sim/testsuite/bfin/c_compi2opp_pr_eq_i7_n.s diff --git a/sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s b/sim/testsuite/bfin/c_compi2opp_pr_eq_i7_p.s index 75433bc..75433bc 100644 --- a/sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s +++ b/sim/testsuite/bfin/c_compi2opp_pr_eq_i7_p.s diff --git a/sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s b/sim/testsuite/bfin/c_dagmodik_lnz_imgebl.s index cea97ad..cea97ad 100644 --- a/sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s +++ b/sim/testsuite/bfin/c_dagmodik_lnz_imgebl.s diff --git a/sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s b/sim/testsuite/bfin/c_dagmodik_lnz_imltbl.s index 7142682..7142682 100644 --- a/sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s +++ b/sim/testsuite/bfin/c_dagmodik_lnz_imltbl.s diff --git a/sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s b/sim/testsuite/bfin/c_dagmodik_lz_inc_dec.s index 64ac946..64ac946 100644 --- a/sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s +++ b/sim/testsuite/bfin/c_dagmodik_lz_inc_dec.s diff --git a/sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s b/sim/testsuite/bfin/c_dagmodim_lnz_imgebl.s index 4189c05..4189c05 100644 --- a/sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s +++ b/sim/testsuite/bfin/c_dagmodim_lnz_imgebl.s diff --git a/sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s b/sim/testsuite/bfin/c_dagmodim_lnz_imltbl.s index 152c94b..152c94b 100644 --- a/sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s +++ b/sim/testsuite/bfin/c_dagmodim_lnz_imltbl.s diff --git a/sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s b/sim/testsuite/bfin/c_dagmodim_lz_inc_dec.s index 094a7d8..094a7d8 100644 --- a/sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s +++ b/sim/testsuite/bfin/c_dagmodim_lz_inc_dec.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s b/sim/testsuite/bfin/c_dsp32alu_a0_pm_a1.s index dda7ddd..dda7ddd 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s +++ b/sim/testsuite/bfin/c_dsp32alu_a0_pm_a1.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s b/sim/testsuite/bfin/c_dsp32alu_a0a1s.s index ee20bb7..ee20bb7 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s +++ b/sim/testsuite/bfin/c_dsp32alu_a0a1s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s b/sim/testsuite/bfin/c_dsp32alu_a_abs_a.s index 3a83972..3a83972 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s +++ b/sim/testsuite/bfin/c_dsp32alu_a_abs_a.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s b/sim/testsuite/bfin/c_dsp32alu_a_neg_a.s index 263e900..263e900 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s +++ b/sim/testsuite/bfin/c_dsp32alu_a_neg_a.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s b/sim/testsuite/bfin/c_dsp32alu_aa_absabs.s index fd505f0..fd505f0 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s +++ b/sim/testsuite/bfin/c_dsp32alu_aa_absabs.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s b/sim/testsuite/bfin/c_dsp32alu_aa_negneg.s index 4d6f4bf..4d6f4bf 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s +++ b/sim/testsuite/bfin/c_dsp32alu_aa_negneg.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_abs.s b/sim/testsuite/bfin/c_dsp32alu_abs.s index 0504a7b..0504a7b 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_abs.s +++ b/sim/testsuite/bfin/c_dsp32alu_abs.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_absabs.s b/sim/testsuite/bfin/c_dsp32alu_absabs.s index bb1cafc..bb1cafc 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_absabs.s +++ b/sim/testsuite/bfin/c_dsp32alu_absabs.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s b/sim/testsuite/bfin/c_dsp32alu_alhwx.s index 3ca87a7..3ca87a7 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s +++ b/sim/testsuite/bfin/c_dsp32alu_alhwx.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_awx.s b/sim/testsuite/bfin/c_dsp32alu_awx.s index 652264c..652264c 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_awx.s +++ b/sim/testsuite/bfin/c_dsp32alu_awx.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s b/sim/testsuite/bfin/c_dsp32alu_byteop1ew.s index ff20a19..ff20a19 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s +++ b/sim/testsuite/bfin/c_dsp32alu_byteop1ew.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s b/sim/testsuite/bfin/c_dsp32alu_byteop2.s index 544a5bd..544a5bd 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s +++ b/sim/testsuite/bfin/c_dsp32alu_byteop2.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s b/sim/testsuite/bfin/c_dsp32alu_byteop3.s index af32c06..af32c06 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s +++ b/sim/testsuite/bfin/c_dsp32alu_byteop3.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s b/sim/testsuite/bfin/c_dsp32alu_bytepack.s index 731a692..731a692 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s +++ b/sim/testsuite/bfin/c_dsp32alu_bytepack.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_byteunpack.s b/sim/testsuite/bfin/c_dsp32alu_byteunpack.s index 95fa30a..95fa30a 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_byteunpack.s +++ b/sim/testsuite/bfin/c_dsp32alu_byteunpack.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s b/sim/testsuite/bfin/c_dsp32alu_disalnexcpt.s index ef5d916..ef5d916 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s +++ b/sim/testsuite/bfin/c_dsp32alu_disalnexcpt.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_max.s b/sim/testsuite/bfin/c_dsp32alu_max.s index 74d36f9..74d36f9 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_max.s +++ b/sim/testsuite/bfin/c_dsp32alu_max.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s b/sim/testsuite/bfin/c_dsp32alu_maxmax.s index 8e39d22..8e39d22 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s +++ b/sim/testsuite/bfin/c_dsp32alu_maxmax.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_min.s b/sim/testsuite/bfin/c_dsp32alu_min.s index b36eaac..b36eaac 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_min.s +++ b/sim/testsuite/bfin/c_dsp32alu_min.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_minmin.s b/sim/testsuite/bfin/c_dsp32alu_minmin.s index 4106245..4106245 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_minmin.s +++ b/sim/testsuite/bfin/c_dsp32alu_minmin.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_mix.s b/sim/testsuite/bfin/c_dsp32alu_mix.s index e54523c..e54523c 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_mix.s +++ b/sim/testsuite/bfin/c_dsp32alu_mix.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s b/sim/testsuite/bfin/c_dsp32alu_r_lh_a0pa1.s index 931662b..931662b 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s +++ b/sim/testsuite/bfin/c_dsp32alu_r_lh_a0pa1.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s b/sim/testsuite/bfin/c_dsp32alu_r_negneg.s index 9c9d60c..9c9d60c 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s +++ b/sim/testsuite/bfin/c_dsp32alu_r_negneg.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s b/sim/testsuite/bfin/c_dsp32alu_rh_m.s index ba4dfa3..ba4dfa3 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s +++ b/sim/testsuite/bfin/c_dsp32alu_rh_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s b/sim/testsuite/bfin/c_dsp32alu_rh_p.s index fb7d3fa..fb7d3fa 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s +++ b/sim/testsuite/bfin/c_dsp32alu_rh_p.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_m.s b/sim/testsuite/bfin/c_dsp32alu_rh_rnd12_m.s index daf114a..daf114a 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_m.s +++ b/sim/testsuite/bfin/c_dsp32alu_rh_rnd12_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s b/sim/testsuite/bfin/c_dsp32alu_rh_rnd12_p.s index fe54a86..fe54a86 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s +++ b/sim/testsuite/bfin/c_dsp32alu_rh_rnd12_p.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s b/sim/testsuite/bfin/c_dsp32alu_rh_rnd20_m.s index 8283394..8283394 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s +++ b/sim/testsuite/bfin/c_dsp32alu_rh_rnd20_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s b/sim/testsuite/bfin/c_dsp32alu_rh_rnd20_p.s index 231db02..231db02 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s +++ b/sim/testsuite/bfin/c_dsp32alu_rh_rnd20_p.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s b/sim/testsuite/bfin/c_dsp32alu_rl_m.s index d942d91..d942d91 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s +++ b/sim/testsuite/bfin/c_dsp32alu_rl_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s b/sim/testsuite/bfin/c_dsp32alu_rl_p.s index 3c037bd..3c037bd 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s +++ b/sim/testsuite/bfin/c_dsp32alu_rl_p.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s b/sim/testsuite/bfin/c_dsp32alu_rl_rnd12_m.s index 3beee88..3beee88 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s +++ b/sim/testsuite/bfin/c_dsp32alu_rl_rnd12_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s b/sim/testsuite/bfin/c_dsp32alu_rl_rnd12_p.s index bc159a2..bc159a2 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s +++ b/sim/testsuite/bfin/c_dsp32alu_rl_rnd12_p.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s b/sim/testsuite/bfin/c_dsp32alu_rl_rnd20_m.s index 4916fd0..4916fd0 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s +++ b/sim/testsuite/bfin/c_dsp32alu_rl_rnd20_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s b/sim/testsuite/bfin/c_dsp32alu_rl_rnd20_p.s index ced4fcc..ced4fcc 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s +++ b/sim/testsuite/bfin/c_dsp32alu_rl_rnd20_p.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s b/sim/testsuite/bfin/c_dsp32alu_rlh_rnd.s index b7f0c2a..b7f0c2a 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s +++ b/sim/testsuite/bfin/c_dsp32alu_rlh_rnd.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rm.s b/sim/testsuite/bfin/c_dsp32alu_rm.s index f8c1407..f8c1407 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rm.s +++ b/sim/testsuite/bfin/c_dsp32alu_rm.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rmm.s b/sim/testsuite/bfin/c_dsp32alu_rmm.s index 85170a8..85170a8 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rmm.s +++ b/sim/testsuite/bfin/c_dsp32alu_rmm.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rmp.s b/sim/testsuite/bfin/c_dsp32alu_rmp.s index b15397d..b15397d 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rmp.s +++ b/sim/testsuite/bfin/c_dsp32alu_rmp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rp.s b/sim/testsuite/bfin/c_dsp32alu_rp.s index 6984bc4..6984bc4 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rp.s +++ b/sim/testsuite/bfin/c_dsp32alu_rp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rpm.s b/sim/testsuite/bfin/c_dsp32alu_rpm.s index ebdec07..ebdec07 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rpm.s +++ b/sim/testsuite/bfin/c_dsp32alu_rpm.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rpp.s b/sim/testsuite/bfin/c_dsp32alu_rpp.s index 5a69267..5a69267 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rpp.s +++ b/sim/testsuite/bfin/c_dsp32alu_rpp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s b/sim/testsuite/bfin/c_dsp32alu_rr_lph_a1a0.s index 5ce3598..5ce3598 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s +++ b/sim/testsuite/bfin/c_dsp32alu_rr_lph_a1a0.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s b/sim/testsuite/bfin/c_dsp32alu_rrpm.s index 2ced758..2ced758 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s +++ b/sim/testsuite/bfin/c_dsp32alu_rrpm.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s b/sim/testsuite/bfin/c_dsp32alu_rrpm_aa.s index 7c1e3a3..7c1e3a3 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s +++ b/sim/testsuite/bfin/c_dsp32alu_rrpm_aa.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s b/sim/testsuite/bfin/c_dsp32alu_rrpmmp.s index 6951a9f..6951a9f 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s +++ b/sim/testsuite/bfin/c_dsp32alu_rrpmmp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s b/sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft.s index bd48482..bd48482 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s +++ b/sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s b/sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft_x.s index f8711a5..f8711a5 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s +++ b/sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft_x.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s b/sim/testsuite/bfin/c_dsp32alu_rrppmm.s index 3d62e56..3d62e56 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s +++ b/sim/testsuite/bfin/c_dsp32alu_rrppmm.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s b/sim/testsuite/bfin/c_dsp32alu_rrppmm_sft.s index 027f516..027f516 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s +++ b/sim/testsuite/bfin/c_dsp32alu_rrppmm_sft.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s b/sim/testsuite/bfin/c_dsp32alu_rrppmm_sft_x.s index 32913f6..32913f6 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s +++ b/sim/testsuite/bfin/c_dsp32alu_rrppmm_sft_x.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_saa.s b/sim/testsuite/bfin/c_dsp32alu_saa.s index 6cb577e..6cb577e 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_saa.s +++ b/sim/testsuite/bfin/c_dsp32alu_saa.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S b/sim/testsuite/bfin/c_dsp32alu_sat_aa.S index 981de01..981de01 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S +++ b/sim/testsuite/bfin/c_dsp32alu_sat_aa.S diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_search.s b/sim/testsuite/bfin/c_dsp32alu_search.s index 68b3d32..68b3d32 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_search.s +++ b/sim/testsuite/bfin/c_dsp32alu_search.s diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_sgn.s b/sim/testsuite/bfin/c_dsp32alu_sgn.s index de36c20..de36c20 100644 --- a/sim/testsuite/sim/bfin/c_dsp32alu_sgn.s +++ b/sim/testsuite/bfin/c_dsp32alu_sgn.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s b/sim/testsuite/bfin/c_dsp32mac_a1a0.s index 25c2a2d..25c2a2d 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s +++ b/sim/testsuite/bfin/c_dsp32mac_a1a0.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s b/sim/testsuite/bfin/c_dsp32mac_a1a0_iuw32.s index 16910ff..16910ff 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s +++ b/sim/testsuite/bfin/c_dsp32mac_a1a0_iuw32.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s b/sim/testsuite/bfin/c_dsp32mac_a1a0_m.s index 69d54d3..69d54d3 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s +++ b/sim/testsuite/bfin/c_dsp32mac_a1a0_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0.s index 71bd916..71bd916 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_i.s index 4696075..4696075 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_i.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_ih.s index 3735995..3735995 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_ih.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_is.s index 9c10949..9c10949 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_is.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_iu.s index 2017459..2017459 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_iu.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_m.s index dcdbae0..dcdbae0 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_s.s index 2288130..2288130 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_t.s index f72f8cc..f72f8cc 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_t.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_tu.s index 61c4670..61c4670 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_tu.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_u.s index 5ca5cac..5ca5cac 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_u.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1.s index 33c5981..33c5981 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_i.s index de42387..de42387 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_i.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_ih.s index ae20990..ae20990 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_ih.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_is.s index 2d97468..2d97468 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_is.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_iu.s index 8f36ac3..8f36ac3 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_iu.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_m.s index b44d5e6..b44d5e6 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_s.s index 1059673..1059673 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_t.s index 7dc3925..7dc3925 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_t.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_tu.s index 259def7..259def7 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_tu.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_u.s index 1f78e34..1f78e34 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_u.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0.s index e84f3d5..e84f3d5 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0_iutsh.s index 8f9e70c..8f9e70c 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0_iutsh.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0_m.s index 2b6f741..2b6f741 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s +++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_mix.s b/sim/testsuite/bfin/c_dsp32mac_mix.s index a5a28c7..a5a28c7 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_mix.s +++ b/sim/testsuite/bfin/c_dsp32mac_mix.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0.s index e47600e..e47600e 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0_i.s index 75782f8..75782f8 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0_i.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0_is.s index 55f6c05..55f6c05 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0_is.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0_m.s index 075704f..075704f 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0_s.s index 77e36d8..77e36d8 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0_u.s index 000fe6b..000fe6b 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0_u.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1.s index 36d8e2a..36d8e2a 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1_i.s index 8ac571d..8ac571d 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1_i.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1_is.s index 58d9735..58d9735 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1_is.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1_m.s index f93e7a5..f93e7a5 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1_s.s index 2cc1ec6..2cc1ec6 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1_u.s index 26cfbd5..26cfbd5 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1_u.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0.s index d7bd4b4..d7bd4b4 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_i.s index 24d66fb..24d66fb 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_i.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_is.s index b719318..b719318 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_is.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_m.s index 2725fa9..2725fa9 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_s.s index ce66ae0..ce66ae0 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_u.s index 1b2707e..1b2707e 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_u.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s b/sim/testsuite/bfin/c_dsp32mac_pair_mix.s index 714fedd..714fedd 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s +++ b/sim/testsuite/bfin/c_dsp32mac_pair_mix.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr.s b/sim/testsuite/bfin/c_dsp32mult_dr.s index 5ae44cb..5ae44cb 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s b/sim/testsuite/bfin/c_dsp32mult_dr_i.s index b0b34d5..b0b34d5 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_i.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s b/sim/testsuite/bfin/c_dsp32mult_dr_ih.s index 5236375..5236375 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_ih.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s b/sim/testsuite/bfin/c_dsp32mult_dr_is.s index f0813428..f0813428 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_is.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s b/sim/testsuite/bfin/c_dsp32mult_dr_iu.s index 83b1bc0..83b1bc0 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_iu.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s b/sim/testsuite/bfin/c_dsp32mult_dr_m.s index 3e42cae..3e42cae 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s b/sim/testsuite/bfin/c_dsp32mult_dr_m_i.s index 6860a13..6860a13 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_m_i.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s b/sim/testsuite/bfin/c_dsp32mult_dr_m_iutsh.s index 4f38460..4f38460 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_m_iutsh.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s b/sim/testsuite/bfin/c_dsp32mult_dr_m_s.s index 670d9d3..670d9d3 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_m_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s b/sim/testsuite/bfin/c_dsp32mult_dr_m_t.s index 4dc42e8..4dc42e8 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_m_t.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s b/sim/testsuite/bfin/c_dsp32mult_dr_m_u.s index c07b136..c07b136 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_m_u.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s b/sim/testsuite/bfin/c_dsp32mult_dr_mix.s index 794cbfc..794cbfc 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_mix.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s b/sim/testsuite/bfin/c_dsp32mult_dr_s.s index 1f3f967..1f3f967 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s b/sim/testsuite/bfin/c_dsp32mult_dr_t.s index fd2fe02..fd2fe02 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_t.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s b/sim/testsuite/bfin/c_dsp32mult_dr_tu.s index 81ad933..81ad933 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_tu.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s b/sim/testsuite/bfin/c_dsp32mult_dr_u.s index 47ae1b9..47ae1b9 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s +++ b/sim/testsuite/bfin/c_dsp32mult_dr_u.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair.s b/sim/testsuite/bfin/c_dsp32mult_pair.s index 99d3504..99d3504 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_pair.s +++ b/sim/testsuite/bfin/c_dsp32mult_pair.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s b/sim/testsuite/bfin/c_dsp32mult_pair_i.s index 2d0d320..2d0d320 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s +++ b/sim/testsuite/bfin/c_dsp32mult_pair_i.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s b/sim/testsuite/bfin/c_dsp32mult_pair_is.s index d4a7d88..d4a7d88 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s +++ b/sim/testsuite/bfin/c_dsp32mult_pair_is.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s b/sim/testsuite/bfin/c_dsp32mult_pair_m.s index 73ab875..73ab875 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s +++ b/sim/testsuite/bfin/c_dsp32mult_pair_m.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s b/sim/testsuite/bfin/c_dsp32mult_pair_m_i.s index b865be0..b865be0 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s +++ b/sim/testsuite/bfin/c_dsp32mult_pair_m_i.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s b/sim/testsuite/bfin/c_dsp32mult_pair_m_is.s index 073b7f3..073b7f3 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s +++ b/sim/testsuite/bfin/c_dsp32mult_pair_m_is.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s b/sim/testsuite/bfin/c_dsp32mult_pair_m_s.s index 71b95eb..71b95eb 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s +++ b/sim/testsuite/bfin/c_dsp32mult_pair_m_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s b/sim/testsuite/bfin/c_dsp32mult_pair_m_u.s index d7f6633..d7f6633 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s +++ b/sim/testsuite/bfin/c_dsp32mult_pair_m_u.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s b/sim/testsuite/bfin/c_dsp32mult_pair_s.s index dae1552..dae1552 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s +++ b/sim/testsuite/bfin/c_dsp32mult_pair_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s b/sim/testsuite/bfin/c_dsp32mult_pair_u.s index 0c570b2..0c570b2 100644 --- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s +++ b/sim/testsuite/bfin/c_dsp32mult_pair_u.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s b/sim/testsuite/bfin/c_dsp32shift_a0alr.s index 4b625aa..4b625aa 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s +++ b/sim/testsuite/bfin/c_dsp32shift_a0alr.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_af.s b/sim/testsuite/bfin/c_dsp32shift_af.s index c93587b..c93587b 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_af.s +++ b/sim/testsuite/bfin/c_dsp32shift_af.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_af_s.s b/sim/testsuite/bfin/c_dsp32shift_af_s.s index e94f7cb..e94f7cb 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_af_s.s +++ b/sim/testsuite/bfin/c_dsp32shift_af_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_ln.s index 9a37aef..9a37aef 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s +++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_ln.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_ln_s.s index dd6b8d4..dd6b8d4 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s +++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_ln_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_lp.s index ecfa5f6..ecfa5f6 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s +++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_lp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_lp_s.s index b07eed8..b07eed8 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s +++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_lp_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_rn.s index aaa282c..aaa282c 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s +++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_rn.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_rn_s.s index 503671e..503671e 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s +++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_rn_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_rp.s index e3480d5..e3480d5 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s +++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_rp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_rp_s.s index 3e467f2..3e467f2 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s +++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_rp_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahh.s b/sim/testsuite/bfin/c_dsp32shift_ahh.s index 2051cf9..2051cf9 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ahh.s +++ b/sim/testsuite/bfin/c_dsp32shift_ahh.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s b/sim/testsuite/bfin/c_dsp32shift_ahh_s.s index b948e90..b948e90 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s +++ b/sim/testsuite/bfin/c_dsp32shift_ahh_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_align16.s b/sim/testsuite/bfin/c_dsp32shift_align16.s index a6fd284..a6fd284 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_align16.s +++ b/sim/testsuite/bfin/c_dsp32shift_align16.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_align24.s b/sim/testsuite/bfin/c_dsp32shift_align24.s index bc33c58..bc33c58 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_align24.s +++ b/sim/testsuite/bfin/c_dsp32shift_align24.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_align8.s b/sim/testsuite/bfin/c_dsp32shift_align8.s index ce1f82b..ce1f82b 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_align8.s +++ b/sim/testsuite/bfin/c_dsp32shift_align8.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_amix.s b/sim/testsuite/bfin/c_dsp32shift_amix.s index af59e3f..af59e3f 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_amix.s +++ b/sim/testsuite/bfin/c_dsp32shift_amix.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s b/sim/testsuite/bfin/c_dsp32shift_bitmux.s index d962b27..d962b27 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s +++ b/sim/testsuite/bfin/c_dsp32shift_bitmux.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_bxor.s b/sim/testsuite/bfin/c_dsp32shift_bxor.s index 18b148b..18b148b 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_bxor.s +++ b/sim/testsuite/bfin/c_dsp32shift_bxor.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s b/sim/testsuite/bfin/c_dsp32shift_expadj_h.s index 30ecd61..30ecd61 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s +++ b/sim/testsuite/bfin/c_dsp32shift_expadj_h.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s b/sim/testsuite/bfin/c_dsp32shift_expadj_l.s index 237850b..237850b 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s +++ b/sim/testsuite/bfin/c_dsp32shift_expadj_l.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s b/sim/testsuite/bfin/c_dsp32shift_expadj_r.s index c557cbf..c557cbf 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s +++ b/sim/testsuite/bfin/c_dsp32shift_expadj_r.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s b/sim/testsuite/bfin/c_dsp32shift_expexp_r.s index 4e9186b..4e9186b 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s +++ b/sim/testsuite/bfin/c_dsp32shift_expexp_r.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s b/sim/testsuite/bfin/c_dsp32shift_fdepx.s index 5e843fe..5e843fe 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s +++ b/sim/testsuite/bfin/c_dsp32shift_fdepx.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_fextx.s b/sim/testsuite/bfin/c_dsp32shift_fextx.s index 13ba90c..13ba90c 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_fextx.s +++ b/sim/testsuite/bfin/c_dsp32shift_fextx.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lf.s b/sim/testsuite/bfin/c_dsp32shift_lf.s index 88ee774..88ee774 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_lf.s +++ b/sim/testsuite/bfin/c_dsp32shift_lf.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s b/sim/testsuite/bfin/c_dsp32shift_lhalf_ln.s index df47e33..df47e33 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s +++ b/sim/testsuite/bfin/c_dsp32shift_lhalf_ln.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s b/sim/testsuite/bfin/c_dsp32shift_lhalf_lp.s index 6000715..6000715 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s +++ b/sim/testsuite/bfin/c_dsp32shift_lhalf_lp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s b/sim/testsuite/bfin/c_dsp32shift_lhalf_rn.s index a5b6563..a5b6563 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s +++ b/sim/testsuite/bfin/c_dsp32shift_lhalf_rn.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s b/sim/testsuite/bfin/c_dsp32shift_lhalf_rp.s index 45fa6a0..45fa6a0 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s +++ b/sim/testsuite/bfin/c_dsp32shift_lhalf_rp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lhh.s b/sim/testsuite/bfin/c_dsp32shift_lhh.s index 4722987..4722987 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_lhh.s +++ b/sim/testsuite/bfin/c_dsp32shift_lhh.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lmix.s b/sim/testsuite/bfin/c_dsp32shift_lmix.s index 2a3c360..2a3c360 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_lmix.s +++ b/sim/testsuite/bfin/c_dsp32shift_lmix.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ones.s b/sim/testsuite/bfin/c_dsp32shift_ones.s index 4097777..4097777 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_ones.s +++ b/sim/testsuite/bfin/c_dsp32shift_ones.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_pack.s b/sim/testsuite/bfin/c_dsp32shift_pack.s index 5647309..5647309 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_pack.s +++ b/sim/testsuite/bfin/c_dsp32shift_pack.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_rot.s b/sim/testsuite/bfin/c_dsp32shift_rot.s index d4b2ff2..d4b2ff2 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_rot.s +++ b/sim/testsuite/bfin/c_dsp32shift_rot.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s b/sim/testsuite/bfin/c_dsp32shift_rot_mix.s index 7639b99..7639b99 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s +++ b/sim/testsuite/bfin/c_dsp32shift_rot_mix.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s b/sim/testsuite/bfin/c_dsp32shift_signbits_r.s index 6bdb7a0..6bdb7a0 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s +++ b/sim/testsuite/bfin/c_dsp32shift_signbits_r.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s b/sim/testsuite/bfin/c_dsp32shift_signbits_rh.s index 8ae46ae..8ae46ae 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s +++ b/sim/testsuite/bfin/c_dsp32shift_signbits_rh.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s b/sim/testsuite/bfin/c_dsp32shift_signbits_rl.s index 3f3ccfd..3f3ccfd 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s +++ b/sim/testsuite/bfin/c_dsp32shift_signbits_rl.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_vmax.s b/sim/testsuite/bfin/c_dsp32shift_vmax.s index 4f3ccd1..4f3ccd1 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_vmax.s +++ b/sim/testsuite/bfin/c_dsp32shift_vmax.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s b/sim/testsuite/bfin/c_dsp32shift_vmaxvmax.s index 0d4722a..0d4722a 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s +++ b/sim/testsuite/bfin/c_dsp32shift_vmaxvmax.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s b/sim/testsuite/bfin/c_dsp32shiftim_a0alr.s index 13bd532..13bd532 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_a0alr.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_af.s b/sim/testsuite/bfin/c_dsp32shiftim_af.s index 1c994f4..1c994f4 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_af.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_af.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s b/sim/testsuite/bfin/c_dsp32shiftim_af_s.s index 5fdf02a..5fdf02a 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_af_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln.s index e911d3a..e911d3a 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln_s.s index aa28f3f..aa28f3f 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp.s index 44e8882..44e8882 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp_s.s index 45b2a7e..45b2a7e 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn.s index 30d84f2..30d84f2 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn_s.s index 20770d5..20770d5 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp.s index 471795e..471795e 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp_s.s index 6429fb1..6429fb1 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s b/sim/testsuite/bfin/c_dsp32shiftim_ahh.s index 79d1924..79d1924 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_ahh.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s b/sim/testsuite/bfin/c_dsp32shiftim_ahh_s.s index 9e69f2a..9e69f2a 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_ahh_s.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s b/sim/testsuite/bfin/c_dsp32shiftim_amix.s index d1c0c20..d1c0c20 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_amix.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s b/sim/testsuite/bfin/c_dsp32shiftim_lf.s index 3083173..3083173 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_lf.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_ln.s index 36004fd..36004fd 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_ln.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_lp.s index 53e53f2..53e53f2 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_lp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_rn.s index a14a4c3..a14a4c3 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_rn.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_rp.s index a26a3eb..a26a3eb 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_rp.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s b/sim/testsuite/bfin/c_dsp32shiftim_lhh.s index e129dca..e129dca 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_lhh.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s b/sim/testsuite/bfin/c_dsp32shiftim_lmix.s index 82845ff..82845ff 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_lmix.s diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s b/sim/testsuite/bfin/c_dsp32shiftim_rot.s index 0b47eda..0b47eda 100644 --- a/sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s +++ b/sim/testsuite/bfin/c_dsp32shiftim_rot.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s b/sim/testsuite/bfin/c_dspldst_ld_dr_i.s index 02743cc..02743cc 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s +++ b/sim/testsuite/bfin/c_dspldst_ld_dr_i.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s b/sim/testsuite/bfin/c_dspldst_ld_dr_ipp.s index d94dfc2..d94dfc2 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s +++ b/sim/testsuite/bfin/c_dspldst_ld_dr_ipp.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s b/sim/testsuite/bfin/c_dspldst_ld_dr_ippm.s index abdc823..abdc823 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s +++ b/sim/testsuite/bfin/c_dspldst_ld_dr_ippm.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s b/sim/testsuite/bfin/c_dspldst_ld_drhi_i.s index 3ada175..3ada175 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s +++ b/sim/testsuite/bfin/c_dspldst_ld_drhi_i.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s b/sim/testsuite/bfin/c_dspldst_ld_drhi_ipp.s index e4531af..e4531af 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s +++ b/sim/testsuite/bfin/c_dspldst_ld_drhi_ipp.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s b/sim/testsuite/bfin/c_dspldst_ld_drlo_i.s index aec575c..aec575c 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s +++ b/sim/testsuite/bfin/c_dspldst_ld_drlo_i.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s b/sim/testsuite/bfin/c_dspldst_ld_drlo_ipp.s index d47b6b8..d47b6b8 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s +++ b/sim/testsuite/bfin/c_dspldst_ld_drlo_ipp.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s b/sim/testsuite/bfin/c_dspldst_st_dr_i.s index 7434607..7434607 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s +++ b/sim/testsuite/bfin/c_dspldst_st_dr_i.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s b/sim/testsuite/bfin/c_dspldst_st_dr_ipp.s index 87404a1..87404a1 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s +++ b/sim/testsuite/bfin/c_dspldst_st_dr_ipp.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s b/sim/testsuite/bfin/c_dspldst_st_dr_ippm.s index 9b08838..9b08838 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s +++ b/sim/testsuite/bfin/c_dspldst_st_dr_ippm.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s b/sim/testsuite/bfin/c_dspldst_st_drhi_i.s index a5aefc8..a5aefc8 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s +++ b/sim/testsuite/bfin/c_dspldst_st_drhi_i.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s b/sim/testsuite/bfin/c_dspldst_st_drhi_ipp.s index 4e25d9d..4e25d9d 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s +++ b/sim/testsuite/bfin/c_dspldst_st_drhi_ipp.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s b/sim/testsuite/bfin/c_dspldst_st_drlo_i.s index 7b36691..7b36691 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s +++ b/sim/testsuite/bfin/c_dspldst_st_drlo_i.s diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s b/sim/testsuite/bfin/c_dspldst_st_drlo_ipp.s index 08483e3..08483e3 100644 --- a/sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s +++ b/sim/testsuite/bfin/c_dspldst_st_drlo_ipp.s diff --git a/sim/testsuite/sim/bfin/c_except_illopcode.S b/sim/testsuite/bfin/c_except_illopcode.S index bf6c66d..bf6c66d 100644 --- a/sim/testsuite/sim/bfin/c_except_illopcode.S +++ b/sim/testsuite/bfin/c_except_illopcode.S diff --git a/sim/testsuite/sim/bfin/c_except_sys_sstep.S b/sim/testsuite/bfin/c_except_sys_sstep.S index c719555..c719555 100644 --- a/sim/testsuite/sim/bfin/c_except_sys_sstep.S +++ b/sim/testsuite/bfin/c_except_sys_sstep.S diff --git a/sim/testsuite/sim/bfin/c_except_user_mode.S b/sim/testsuite/bfin/c_except_user_mode.S index 8c71bd7f..8c71bd7f 100644 --- a/sim/testsuite/sim/bfin/c_except_user_mode.S +++ b/sim/testsuite/bfin/c_except_user_mode.S diff --git a/sim/testsuite/sim/bfin/c_interr_disable.S b/sim/testsuite/bfin/c_interr_disable.S index 5a64623..5a64623 100644 --- a/sim/testsuite/sim/bfin/c_interr_disable.S +++ b/sim/testsuite/bfin/c_interr_disable.S diff --git a/sim/testsuite/sim/bfin/c_interr_disable_enable.S b/sim/testsuite/bfin/c_interr_disable_enable.S index ac28cdb..ac28cdb 100644 --- a/sim/testsuite/sim/bfin/c_interr_disable_enable.S +++ b/sim/testsuite/bfin/c_interr_disable_enable.S diff --git a/sim/testsuite/sim/bfin/c_interr_excpt.S b/sim/testsuite/bfin/c_interr_excpt.S index 911a78e..911a78e 100644 --- a/sim/testsuite/sim/bfin/c_interr_excpt.S +++ b/sim/testsuite/bfin/c_interr_excpt.S diff --git a/sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S b/sim/testsuite/bfin/c_interr_loopsetup_stld.S index 824b53e..824b53e 100644 --- a/sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S +++ b/sim/testsuite/bfin/c_interr_loopsetup_stld.S diff --git a/sim/testsuite/sim/bfin/c_interr_nested.S b/sim/testsuite/bfin/c_interr_nested.S index 55af970..55af970 100644 --- a/sim/testsuite/sim/bfin/c_interr_nested.S +++ b/sim/testsuite/bfin/c_interr_nested.S diff --git a/sim/testsuite/sim/bfin/c_interr_nmi.S b/sim/testsuite/bfin/c_interr_nmi.S index 5124494..5124494 100644 --- a/sim/testsuite/sim/bfin/c_interr_nmi.S +++ b/sim/testsuite/bfin/c_interr_nmi.S diff --git a/sim/testsuite/sim/bfin/c_interr_pending.S b/sim/testsuite/bfin/c_interr_pending.S index 96b5a96..96b5a96 100644 --- a/sim/testsuite/sim/bfin/c_interr_pending.S +++ b/sim/testsuite/bfin/c_interr_pending.S diff --git a/sim/testsuite/sim/bfin/c_interr_pending_2.S b/sim/testsuite/bfin/c_interr_pending_2.S index 2f1cf6c..2f1cf6c 100644 --- a/sim/testsuite/sim/bfin/c_interr_pending_2.S +++ b/sim/testsuite/bfin/c_interr_pending_2.S diff --git a/sim/testsuite/sim/bfin/c_interr_timer.S b/sim/testsuite/bfin/c_interr_timer.S index 181213e..181213e 100644 --- a/sim/testsuite/sim/bfin/c_interr_timer.S +++ b/sim/testsuite/bfin/c_interr_timer.S diff --git a/sim/testsuite/sim/bfin/c_interr_timer_reload.S b/sim/testsuite/bfin/c_interr_timer_reload.S index d84e5f5..d84e5f5 100644 --- a/sim/testsuite/sim/bfin/c_interr_timer_reload.S +++ b/sim/testsuite/bfin/c_interr_timer_reload.S diff --git a/sim/testsuite/sim/bfin/c_interr_timer_tcount.S b/sim/testsuite/bfin/c_interr_timer_tcount.S index cc8fddc..cc8fddc 100644 --- a/sim/testsuite/sim/bfin/c_interr_timer_tcount.S +++ b/sim/testsuite/bfin/c_interr_timer_tcount.S diff --git a/sim/testsuite/sim/bfin/c_interr_timer_tscale.S b/sim/testsuite/bfin/c_interr_timer_tscale.S index f8a87ac..f8a87ac 100644 --- a/sim/testsuite/sim/bfin/c_interr_timer_tscale.S +++ b/sim/testsuite/bfin/c_interr_timer_tscale.S diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s b/sim/testsuite/bfin/c_ldimmhalf_dreg.s index b39e4e1..b39e4e1 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s +++ b/sim/testsuite/bfin/c_ldimmhalf_dreg.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s b/sim/testsuite/bfin/c_ldimmhalf_drhi.s index 3b7194a..3b7194a 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s +++ b/sim/testsuite/bfin/c_ldimmhalf_drhi.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s b/sim/testsuite/bfin/c_ldimmhalf_drlo.s index 0a33d4a..0a33d4a 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s +++ b/sim/testsuite/bfin/c_ldimmhalf_drlo.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s b/sim/testsuite/bfin/c_ldimmhalf_h_dr.s index 83e60db..83e60db 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s +++ b/sim/testsuite/bfin/c_ldimmhalf_h_dr.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s b/sim/testsuite/bfin/c_ldimmhalf_h_ibml.s index 8aedc09..8aedc09 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s +++ b/sim/testsuite/bfin/c_ldimmhalf_h_ibml.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_h_pr.s b/sim/testsuite/bfin/c_ldimmhalf_h_pr.s index cf7fb41..cf7fb41 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_h_pr.s +++ b/sim/testsuite/bfin/c_ldimmhalf_h_pr.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s b/sim/testsuite/bfin/c_ldimmhalf_l_dr.s index b47284d..b47284d 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s +++ b/sim/testsuite/bfin/c_ldimmhalf_l_dr.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s b/sim/testsuite/bfin/c_ldimmhalf_l_ibml.s index 66f83b0..66f83b0 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s +++ b/sim/testsuite/bfin/c_ldimmhalf_l_ibml.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_l_pr.s b/sim/testsuite/bfin/c_ldimmhalf_l_pr.s index c067862..c067862 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_l_pr.s +++ b/sim/testsuite/bfin/c_ldimmhalf_l_pr.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s b/sim/testsuite/bfin/c_ldimmhalf_lz_dr.s index a2ae95f..a2ae95f 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s +++ b/sim/testsuite/bfin/c_ldimmhalf_lz_dr.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s b/sim/testsuite/bfin/c_ldimmhalf_lz_ibml.s index efe77ae..efe77ae 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s +++ b/sim/testsuite/bfin/c_ldimmhalf_lz_ibml.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s b/sim/testsuite/bfin/c_ldimmhalf_lz_pr.s index 23d3191..23d3191 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s +++ b/sim/testsuite/bfin/c_ldimmhalf_lz_pr.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s b/sim/testsuite/bfin/c_ldimmhalf_lzhi_dr.s index 67e652a..67e652a 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s +++ b/sim/testsuite/bfin/c_ldimmhalf_lzhi_dr.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s b/sim/testsuite/bfin/c_ldimmhalf_lzhi_ibml.s index 6f5720b..6f5720b 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s +++ b/sim/testsuite/bfin/c_ldimmhalf_lzhi_ibml.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s b/sim/testsuite/bfin/c_ldimmhalf_lzhi_pr.s index 9276d36..9276d36 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s +++ b/sim/testsuite/bfin/c_ldimmhalf_lzhi_pr.s diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s b/sim/testsuite/bfin/c_ldimmhalf_pibml.s index a7e8f8b..a7e8f8b 100644 --- a/sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s +++ b/sim/testsuite/bfin/c_ldimmhalf_pibml.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p.s b/sim/testsuite/bfin/c_ldst_ld_d_p.s index 1183e44..1183e44 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s b/sim/testsuite/bfin/c_ldst_ld_d_p_b.s index 369bb6d..369bb6d 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_b.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s b/sim/testsuite/bfin/c_ldst_ld_d_p_h.s index fb68de5..fb68de5 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_h.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s b/sim/testsuite/bfin/c_ldst_ld_d_p_mm.s index 56e49a4..56e49a4 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_mm.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_b.s index f571553..f571553 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_b.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_h.s index 207f93a..207f93a 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_h.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_xb.s index e545ca8..e545ca8 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_xb.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_xh.s index 16676a5..16676a5 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_xh.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s b/sim/testsuite/bfin/c_ldst_ld_d_p_pp.s index c03ed68..c03ed68 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_pp.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_b.s index 492ef3c..492ef3c 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_b.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_h.s index b5bd84f..b5bd84f 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_h.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_xb.s index 834508b..834508b 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_xb.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_xh.s index bab5d78..bab5d78 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_xh.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s b/sim/testsuite/bfin/c_ldst_ld_d_p_ppmm_hbx.s index f782e83..f782e83 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_ppmm_hbx.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s b/sim/testsuite/bfin/c_ldst_ld_d_p_xb.s index 2337a7a..2337a7a 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_xb.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s b/sim/testsuite/bfin/c_ldst_ld_d_p_xh.s index 480a98d..480a98d 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s +++ b/sim/testsuite/bfin/c_ldst_ld_d_p_xh.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_p_p.s b/sim/testsuite/bfin/c_ldst_ld_p_p.s index 96658b5..96658b5 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_p_p.s +++ b/sim/testsuite/bfin/c_ldst_ld_p_p.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s b/sim/testsuite/bfin/c_ldst_ld_p_p_mm.s index 75471c8..75471c8 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s +++ b/sim/testsuite/bfin/c_ldst_ld_p_p_mm.s diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s b/sim/testsuite/bfin/c_ldst_ld_p_p_pp.s index c66440a..c66440a 100644 --- a/sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s +++ b/sim/testsuite/bfin/c_ldst_ld_p_p_pp.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d.s b/sim/testsuite/bfin/c_ldst_st_p_d.s index 504b027..504b027 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_d.s +++ b/sim/testsuite/bfin/c_ldst_st_p_d.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s b/sim/testsuite/bfin/c_ldst_st_p_d_b.s index 1575c00..1575c00 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s +++ b/sim/testsuite/bfin/c_ldst_st_p_d_b.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s b/sim/testsuite/bfin/c_ldst_st_p_d_h.s index dc0906c..dc0906c 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s +++ b/sim/testsuite/bfin/c_ldst_st_p_d_h.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s b/sim/testsuite/bfin/c_ldst_st_p_d_mm.s index 54d7faa..54d7faa 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s +++ b/sim/testsuite/bfin/c_ldst_st_p_d_mm.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s b/sim/testsuite/bfin/c_ldst_st_p_d_mm_b.s index 1a2c3a9..1a2c3a9 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s +++ b/sim/testsuite/bfin/c_ldst_st_p_d_mm_b.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s b/sim/testsuite/bfin/c_ldst_st_p_d_mm_h.s index 883bf35..883bf35 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s +++ b/sim/testsuite/bfin/c_ldst_st_p_d_mm_h.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s b/sim/testsuite/bfin/c_ldst_st_p_d_pp.s index 05e96bc..05e96bc 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s +++ b/sim/testsuite/bfin/c_ldst_st_p_d_pp.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s b/sim/testsuite/bfin/c_ldst_st_p_d_pp_b.s index 823aa9b..823aa9b 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s +++ b/sim/testsuite/bfin/c_ldst_st_p_d_pp_b.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s b/sim/testsuite/bfin/c_ldst_st_p_d_pp_h.s index c8b453a..c8b453a 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s +++ b/sim/testsuite/bfin/c_ldst_st_p_d_pp_h.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_p.s b/sim/testsuite/bfin/c_ldst_st_p_p.s index 1cc87a1..1cc87a1 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_p.s +++ b/sim/testsuite/bfin/c_ldst_st_p_p.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s b/sim/testsuite/bfin/c_ldst_st_p_p_mm.s index e7dd3cd..e7dd3cd 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s +++ b/sim/testsuite/bfin/c_ldst_st_p_p_mm.s diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s b/sim/testsuite/bfin/c_ldst_st_p_p_pp.s index c8068de..c8068de 100644 --- a/sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s +++ b/sim/testsuite/bfin/c_ldst_st_p_p_pp.s diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s b/sim/testsuite/bfin/c_ldstidxl_ld_dr_b.s index 74b4222..74b4222 100644 --- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s +++ b/sim/testsuite/bfin/c_ldstidxl_ld_dr_b.s diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s b/sim/testsuite/bfin/c_ldstidxl_ld_dr_h.s index 334ad17..334ad17 100644 --- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s +++ b/sim/testsuite/bfin/c_ldstidxl_ld_dr_h.s diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s b/sim/testsuite/bfin/c_ldstidxl_ld_dr_xb.s index e5a3515..e5a3515 100644 --- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s +++ b/sim/testsuite/bfin/c_ldstidxl_ld_dr_xb.s diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s b/sim/testsuite/bfin/c_ldstidxl_ld_dr_xh.s index 7d1dda1..7d1dda1 100644 --- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s +++ b/sim/testsuite/bfin/c_ldstidxl_ld_dr_xh.s diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s b/sim/testsuite/bfin/c_ldstidxl_ld_dreg.s index 4c25099..4c25099 100644 --- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s +++ b/sim/testsuite/bfin/c_ldstidxl_ld_dreg.s diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s b/sim/testsuite/bfin/c_ldstidxl_ld_preg.s index 503c24e..503c24e 100644 --- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s +++ b/sim/testsuite/bfin/c_ldstidxl_ld_preg.s diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s b/sim/testsuite/bfin/c_ldstidxl_st_dr_b.s index 5ed1a11..5ed1a11 100644 --- a/sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s +++ b/sim/testsuite/bfin/c_ldstidxl_st_dr_b.s diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s b/sim/testsuite/bfin/c_ldstidxl_st_dr_h.s index 114d192..114d192 100644 --- a/sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s +++ b/sim/testsuite/bfin/c_ldstidxl_st_dr_h.s diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s b/sim/testsuite/bfin/c_ldstidxl_st_dreg.s index ac1f028..ac1f028 100644 --- a/sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s +++ b/sim/testsuite/bfin/c_ldstidxl_st_dreg.s diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s b/sim/testsuite/bfin/c_ldstidxl_st_preg.s index 6520f82..6520f82 100644 --- a/sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s +++ b/sim/testsuite/bfin/c_ldstidxl_st_preg.s diff --git a/sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s b/sim/testsuite/bfin/c_ldstii_ld_dr_h.s index a2daecd..a2daecd 100644 --- a/sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s +++ b/sim/testsuite/bfin/c_ldstii_ld_dr_h.s diff --git a/sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s b/sim/testsuite/bfin/c_ldstii_ld_dr_xh.s index 07b097f..07b097f 100644 --- a/sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s +++ b/sim/testsuite/bfin/c_ldstii_ld_dr_xh.s diff --git a/sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s b/sim/testsuite/bfin/c_ldstii_ld_dreg.s index 00757f3..00757f3 100644 --- a/sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s +++ b/sim/testsuite/bfin/c_ldstii_ld_dreg.s diff --git a/sim/testsuite/sim/bfin/c_ldstii_ld_preg.s b/sim/testsuite/bfin/c_ldstii_ld_preg.s index 961b7d3..961b7d3 100644 --- a/sim/testsuite/sim/bfin/c_ldstii_ld_preg.s +++ b/sim/testsuite/bfin/c_ldstii_ld_preg.s diff --git a/sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s b/sim/testsuite/bfin/c_ldstii_st_dr_h.s index 2f85534..2f85534 100644 --- a/sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s +++ b/sim/testsuite/bfin/c_ldstii_st_dr_h.s diff --git a/sim/testsuite/sim/bfin/c_ldstii_st_dreg.s b/sim/testsuite/bfin/c_ldstii_st_dreg.s index af04cd5..af04cd5 100644 --- a/sim/testsuite/sim/bfin/c_ldstii_st_dreg.s +++ b/sim/testsuite/bfin/c_ldstii_st_dreg.s diff --git a/sim/testsuite/sim/bfin/c_ldstii_st_preg.s b/sim/testsuite/bfin/c_ldstii_st_preg.s index 126bd4d..126bd4d 100644 --- a/sim/testsuite/sim/bfin/c_ldstii_st_preg.s +++ b/sim/testsuite/bfin/c_ldstii_st_preg.s diff --git a/sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s b/sim/testsuite/bfin/c_ldstiifp_ld_dreg.s index ad5cb82..ad5cb82 100644 --- a/sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s +++ b/sim/testsuite/bfin/c_ldstiifp_ld_dreg.s diff --git a/sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s b/sim/testsuite/bfin/c_ldstiifp_ld_preg.s index 7945d30..7945d30 100644 --- a/sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s +++ b/sim/testsuite/bfin/c_ldstiifp_ld_preg.s diff --git a/sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s b/sim/testsuite/bfin/c_ldstiifp_st_dreg.s index 4d1a363..4d1a363 100644 --- a/sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s +++ b/sim/testsuite/bfin/c_ldstiifp_st_dreg.s diff --git a/sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s b/sim/testsuite/bfin/c_ldstiifp_st_preg.s index 3a132dc..3a132dc 100644 --- a/sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s +++ b/sim/testsuite/bfin/c_ldstiifp_st_preg.s diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s b/sim/testsuite/bfin/c_ldstpmod_ld_dr_hi.s index 982444e..982444e 100644 --- a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s +++ b/sim/testsuite/bfin/c_ldstpmod_ld_dr_hi.s diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s b/sim/testsuite/bfin/c_ldstpmod_ld_dr_lo.s index e399a24..e399a24 100644 --- a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s +++ b/sim/testsuite/bfin/c_ldstpmod_ld_dr_lo.s diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s b/sim/testsuite/bfin/c_ldstpmod_ld_dreg.s index cfcdf1d..cfcdf1d 100644 --- a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s +++ b/sim/testsuite/bfin/c_ldstpmod_ld_dreg.s diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s b/sim/testsuite/bfin/c_ldstpmod_ld_h_xh.s index c3c4eda..c3c4eda 100644 --- a/sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s +++ b/sim/testsuite/bfin/c_ldstpmod_ld_h_xh.s diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s b/sim/testsuite/bfin/c_ldstpmod_ld_lohi.s index 4223e59..4223e59 100644 --- a/sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s +++ b/sim/testsuite/bfin/c_ldstpmod_ld_lohi.s diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s b/sim/testsuite/bfin/c_ldstpmod_st_dr_hi.s index 4e19e60..4e19e60 100644 --- a/sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s +++ b/sim/testsuite/bfin/c_ldstpmod_st_dr_hi.s diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s b/sim/testsuite/bfin/c_ldstpmod_st_dr_lo.s index b005545..b005545 100644 --- a/sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s +++ b/sim/testsuite/bfin/c_ldstpmod_st_dr_lo.s diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s b/sim/testsuite/bfin/c_ldstpmod_st_dreg.s index e1ec36f..e1ec36f 100644 --- a/sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s +++ b/sim/testsuite/bfin/c_ldstpmod_st_dreg.s diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s b/sim/testsuite/bfin/c_ldstpmod_st_lohi.s index 58990ad..58990ad 100644 --- a/sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s +++ b/sim/testsuite/bfin/c_ldstpmod_st_lohi.s diff --git a/sim/testsuite/sim/bfin/c_linkage.s b/sim/testsuite/bfin/c_linkage.s index d7d673e..d7d673e 100644 --- a/sim/testsuite/sim/bfin/c_linkage.s +++ b/sim/testsuite/bfin/c_linkage.s diff --git a/sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s b/sim/testsuite/bfin/c_logi2op_alshft_mix.s index 7e42664..7e42664 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s +++ b/sim/testsuite/bfin/c_logi2op_alshft_mix.s diff --git a/sim/testsuite/sim/bfin/c_logi2op_arith_shft.s b/sim/testsuite/bfin/c_logi2op_arith_shft.s index 110feee..110feee 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_arith_shft.s +++ b/sim/testsuite/bfin/c_logi2op_arith_shft.s diff --git a/sim/testsuite/sim/bfin/c_logi2op_bitclr.s b/sim/testsuite/bfin/c_logi2op_bitclr.s index b5ca481..b5ca481 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_bitclr.s +++ b/sim/testsuite/bfin/c_logi2op_bitclr.s diff --git a/sim/testsuite/sim/bfin/c_logi2op_bitset.s b/sim/testsuite/bfin/c_logi2op_bitset.s index ce86d67..ce86d67 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_bitset.s +++ b/sim/testsuite/bfin/c_logi2op_bitset.s diff --git a/sim/testsuite/sim/bfin/c_logi2op_bittgl.s b/sim/testsuite/bfin/c_logi2op_bittgl.s index ca9fe41..ca9fe41 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_bittgl.s +++ b/sim/testsuite/bfin/c_logi2op_bittgl.s diff --git a/sim/testsuite/sim/bfin/c_logi2op_bittst.s b/sim/testsuite/bfin/c_logi2op_bittst.s index cce9df5..cce9df5 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_bittst.s +++ b/sim/testsuite/bfin/c_logi2op_bittst.s diff --git a/sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s b/sim/testsuite/bfin/c_logi2op_log_l_shft.s index 46a457a..46a457a 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s +++ b/sim/testsuite/bfin/c_logi2op_log_l_shft.s diff --git a/sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S b/sim/testsuite/bfin/c_logi2op_log_l_shft_astat.S index 6b3e8ca..6b3e8ca 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S +++ b/sim/testsuite/bfin/c_logi2op_log_l_shft_astat.S diff --git a/sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s b/sim/testsuite/bfin/c_logi2op_log_r_shft.s index af4eb73..af4eb73 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s +++ b/sim/testsuite/bfin/c_logi2op_log_r_shft.s diff --git a/sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S b/sim/testsuite/bfin/c_logi2op_log_r_shft_astat.S index 4f2a22b..4f2a22b 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S +++ b/sim/testsuite/bfin/c_logi2op_log_r_shft_astat.S diff --git a/sim/testsuite/sim/bfin/c_logi2op_nbittst.s b/sim/testsuite/bfin/c_logi2op_nbittst.s index b881c2b..b881c2b 100644 --- a/sim/testsuite/sim/bfin/c_logi2op_nbittst.s +++ b/sim/testsuite/bfin/c_logi2op_nbittst.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_nested.s b/sim/testsuite/bfin/c_loopsetup_nested.s index b351bc5..b351bc5 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_nested.s +++ b/sim/testsuite/bfin/c_loopsetup_nested.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s b/sim/testsuite/bfin/c_loopsetup_nested_bot.s index 118b6d2..118b6d2 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s +++ b/sim/testsuite/bfin/c_loopsetup_nested_bot.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s b/sim/testsuite/bfin/c_loopsetup_nested_prelc.s index f7de63c..f7de63c 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s +++ b/sim/testsuite/bfin/c_loopsetup_nested_prelc.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_nested_top.s b/sim/testsuite/bfin/c_loopsetup_nested_top.s index 54146a3..54146a3 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_nested_top.s +++ b/sim/testsuite/bfin/c_loopsetup_nested_top.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_overlap.s b/sim/testsuite/bfin/c_loopsetup_overlap.s index ff3b343..ff3b343 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_overlap.s +++ b/sim/testsuite/bfin/c_loopsetup_overlap.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s b/sim/testsuite/bfin/c_loopsetup_preg_div2_lc0.s index b147659..b147659 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s +++ b/sim/testsuite/bfin/c_loopsetup_preg_div2_lc0.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s b/sim/testsuite/bfin/c_loopsetup_preg_div2_lc1.s index 73c7aa0..73c7aa0 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s +++ b/sim/testsuite/bfin/c_loopsetup_preg_div2_lc1.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s b/sim/testsuite/bfin/c_loopsetup_preg_lc0.s index 4429b1e..4429b1e 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s +++ b/sim/testsuite/bfin/c_loopsetup_preg_lc0.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s b/sim/testsuite/bfin/c_loopsetup_preg_lc1.s index 8970f40..8970f40 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s +++ b/sim/testsuite/bfin/c_loopsetup_preg_lc1.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s b/sim/testsuite/bfin/c_loopsetup_preg_stld.s index ab549a6..ab549a6 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s +++ b/sim/testsuite/bfin/c_loopsetup_preg_stld.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_prelc.s b/sim/testsuite/bfin/c_loopsetup_prelc.s index 527988a..527988a 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_prelc.s +++ b/sim/testsuite/bfin/c_loopsetup_prelc.s diff --git a/sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s b/sim/testsuite/bfin/c_loopsetup_topbotcntr.s index dc19b7d..dc19b7d 100644 --- a/sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s +++ b/sim/testsuite/bfin/c_loopsetup_topbotcntr.s diff --git a/sim/testsuite/sim/bfin/c_mmr_interr_ctl.s b/sim/testsuite/bfin/c_mmr_interr_ctl.s index ad4d88b..ad4d88b 100644 --- a/sim/testsuite/sim/bfin/c_mmr_interr_ctl.s +++ b/sim/testsuite/bfin/c_mmr_interr_ctl.s diff --git a/sim/testsuite/sim/bfin/c_mmr_loop.S b/sim/testsuite/bfin/c_mmr_loop.S index b0fa404..b0fa404 100644 --- a/sim/testsuite/sim/bfin/c_mmr_loop.S +++ b/sim/testsuite/bfin/c_mmr_loop.S diff --git a/sim/testsuite/sim/bfin/c_mmr_loop_user_except.S b/sim/testsuite/bfin/c_mmr_loop_user_except.S index 7e0bc40..7e0bc40 100644 --- a/sim/testsuite/sim/bfin/c_mmr_loop_user_except.S +++ b/sim/testsuite/bfin/c_mmr_loop_user_except.S diff --git a/sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S b/sim/testsuite/bfin/c_mmr_ppop_illegal_adr.S index 82bb45d..82bb45d 100644 --- a/sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S +++ b/sim/testsuite/bfin/c_mmr_ppop_illegal_adr.S diff --git a/sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S b/sim/testsuite/bfin/c_mmr_ppopm_illegal_adr.S index 0b78d5e..0b78d5e 100644 --- a/sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S +++ b/sim/testsuite/bfin/c_mmr_ppopm_illegal_adr.S diff --git a/sim/testsuite/sim/bfin/c_mmr_timer.S b/sim/testsuite/bfin/c_mmr_timer.S index ac34e17..ac34e17 100644 --- a/sim/testsuite/sim/bfin/c_mmr_timer.S +++ b/sim/testsuite/bfin/c_mmr_timer.S diff --git a/sim/testsuite/sim/bfin/c_mode_supervisor.S b/sim/testsuite/bfin/c_mode_supervisor.S index 4ea0d6c..4ea0d6c 100644 --- a/sim/testsuite/sim/bfin/c_mode_supervisor.S +++ b/sim/testsuite/bfin/c_mode_supervisor.S diff --git a/sim/testsuite/sim/bfin/c_mode_user.S b/sim/testsuite/bfin/c_mode_user.S index 1b72035..1b72035 100644 --- a/sim/testsuite/sim/bfin/c_mode_user.S +++ b/sim/testsuite/bfin/c_mode_user.S diff --git a/sim/testsuite/sim/bfin/c_mode_user_superivsor.S b/sim/testsuite/bfin/c_mode_user_superivsor.S index ef8a2b4..ef8a2b4 100644 --- a/sim/testsuite/sim/bfin/c_mode_user_superivsor.S +++ b/sim/testsuite/bfin/c_mode_user_superivsor.S diff --git a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s b/sim/testsuite/bfin/c_multi_issue_dsp_ld_ld.s index 1af87dc..1af87dc 100644 --- a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s +++ b/sim/testsuite/bfin/c_multi_issue_dsp_ld_ld.s diff --git a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s b/sim/testsuite/bfin/c_multi_issue_dsp_ldst_1.s index 8dc8373..8dc8373 100644 --- a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s +++ b/sim/testsuite/bfin/c_multi_issue_dsp_ldst_1.s diff --git a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s b/sim/testsuite/bfin/c_multi_issue_dsp_ldst_2.s index 16fd3e5..16fd3e5 100644 --- a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s +++ b/sim/testsuite/bfin/c_multi_issue_dsp_ldst_2.s diff --git a/sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s b/sim/testsuite/bfin/c_progctrl_call_pcpr.s index 4cc5b29..4cc5b29 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s +++ b/sim/testsuite/bfin/c_progctrl_call_pcpr.s diff --git a/sim/testsuite/sim/bfin/c_progctrl_call_pr.s b/sim/testsuite/bfin/c_progctrl_call_pr.s index be8278e..be8278e 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_call_pr.s +++ b/sim/testsuite/bfin/c_progctrl_call_pr.s diff --git a/sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S b/sim/testsuite/bfin/c_progctrl_clisti_interr.S index 78d6e67..78d6e67 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S +++ b/sim/testsuite/bfin/c_progctrl_clisti_interr.S diff --git a/sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S b/sim/testsuite/bfin/c_progctrl_csync_mmr.S index 0aeccde..0aeccde 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S +++ b/sim/testsuite/bfin/c_progctrl_csync_mmr.S diff --git a/sim/testsuite/sim/bfin/c_progctrl_except_rtx.S b/sim/testsuite/bfin/c_progctrl_except_rtx.S index 9cacc28..9cacc28 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_except_rtx.S +++ b/sim/testsuite/bfin/c_progctrl_except_rtx.S diff --git a/sim/testsuite/sim/bfin/c_progctrl_excpt.S b/sim/testsuite/bfin/c_progctrl_excpt.S index 625a5c0..625a5c0 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_excpt.S +++ b/sim/testsuite/bfin/c_progctrl_excpt.S diff --git a/sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s b/sim/testsuite/bfin/c_progctrl_jump_pcpr.s index 727025c..727025c 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s +++ b/sim/testsuite/bfin/c_progctrl_jump_pcpr.s diff --git a/sim/testsuite/sim/bfin/c_progctrl_jump_pr.s b/sim/testsuite/bfin/c_progctrl_jump_pr.s index 8b77c31..8b77c31 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_jump_pr.s +++ b/sim/testsuite/bfin/c_progctrl_jump_pr.s diff --git a/sim/testsuite/sim/bfin/c_progctrl_nop.s b/sim/testsuite/bfin/c_progctrl_nop.s index 77f744b..77f744b 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_nop.s +++ b/sim/testsuite/bfin/c_progctrl_nop.s diff --git a/sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S b/sim/testsuite/bfin/c_progctrl_raise_rt_i_n.S index 9444f5d..9444f5d 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S +++ b/sim/testsuite/bfin/c_progctrl_raise_rt_i_n.S diff --git a/sim/testsuite/sim/bfin/c_progctrl_rts.s b/sim/testsuite/bfin/c_progctrl_rts.s index 3aa3bed..3aa3bed 100644 --- a/sim/testsuite/sim/bfin/c_progctrl_rts.s +++ b/sim/testsuite/bfin/c_progctrl_rts.s diff --git a/sim/testsuite/sim/bfin/c_ptr2op_pr_neg_pr.s b/sim/testsuite/bfin/c_ptr2op_pr_neg_pr.s index 2d27849..2d27849 100644 --- a/sim/testsuite/sim/bfin/c_ptr2op_pr_neg_pr.s +++ b/sim/testsuite/bfin/c_ptr2op_pr_neg_pr.s diff --git a/sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s b/sim/testsuite/bfin/c_ptr2op_pr_sft_2_1.s index dabd216..dabd216 100644 --- a/sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s +++ b/sim/testsuite/bfin/c_ptr2op_pr_sft_2_1.s diff --git a/sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s b/sim/testsuite/bfin/c_ptr2op_pr_shadd_1_2.s index dc6e2e8..dc6e2e8 100644 --- a/sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s +++ b/sim/testsuite/bfin/c_ptr2op_pr_shadd_1_2.s diff --git a/sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s b/sim/testsuite/bfin/c_pushpopmultiple_dp.s index 5d7de57..5d7de57 100644 --- a/sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s +++ b/sim/testsuite/bfin/c_pushpopmultiple_dp.s diff --git a/sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s b/sim/testsuite/bfin/c_pushpopmultiple_dp_pair.s index 78dae01..78dae01 100644 --- a/sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s +++ b/sim/testsuite/bfin/c_pushpopmultiple_dp_pair.s diff --git a/sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s b/sim/testsuite/bfin/c_pushpopmultiple_dreg.s index ca1ebf1..ca1ebf1 100644 --- a/sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s +++ b/sim/testsuite/bfin/c_pushpopmultiple_dreg.s diff --git a/sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s b/sim/testsuite/bfin/c_pushpopmultiple_preg.s index 15c1937..15c1937 100644 --- a/sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s +++ b/sim/testsuite/bfin/c_pushpopmultiple_preg.s diff --git a/sim/testsuite/sim/bfin/c_regmv_acc_acc.s b/sim/testsuite/bfin/c_regmv_acc_acc.s index 08e4414..08e4414 100644 --- a/sim/testsuite/sim/bfin/c_regmv_acc_acc.s +++ b/sim/testsuite/bfin/c_regmv_acc_acc.s diff --git a/sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s b/sim/testsuite/bfin/c_regmv_dag_lz_dep.s index fb95a73..fb95a73 100644 --- a/sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s +++ b/sim/testsuite/bfin/c_regmv_dag_lz_dep.s diff --git a/sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s b/sim/testsuite/bfin/c_regmv_dr_acc_acc.s index 6af3d04..6af3d04 100644 --- a/sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s +++ b/sim/testsuite/bfin/c_regmv_dr_acc_acc.s diff --git a/sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s b/sim/testsuite/bfin/c_regmv_dr_dep_nostall.s index 118274d..118274d 100644 --- a/sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s +++ b/sim/testsuite/bfin/c_regmv_dr_dep_nostall.s diff --git a/sim/testsuite/sim/bfin/c_regmv_dr_dr.s b/sim/testsuite/bfin/c_regmv_dr_dr.s index e1fb658..e1fb658 100644 --- a/sim/testsuite/sim/bfin/c_regmv_dr_dr.s +++ b/sim/testsuite/bfin/c_regmv_dr_dr.s diff --git a/sim/testsuite/sim/bfin/c_regmv_dr_imlb.s b/sim/testsuite/bfin/c_regmv_dr_imlb.s index 01650b0..01650b0 100644 --- a/sim/testsuite/sim/bfin/c_regmv_dr_imlb.s +++ b/sim/testsuite/bfin/c_regmv_dr_imlb.s diff --git a/sim/testsuite/sim/bfin/c_regmv_dr_pr.s b/sim/testsuite/bfin/c_regmv_dr_pr.s index fd8967c..fd8967c 100644 --- a/sim/testsuite/sim/bfin/c_regmv_dr_pr.s +++ b/sim/testsuite/bfin/c_regmv_dr_pr.s diff --git a/sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s b/sim/testsuite/bfin/c_regmv_imlb_dep_nostall.s index cda1fb1..cda1fb1 100644 --- a/sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s +++ b/sim/testsuite/bfin/c_regmv_imlb_dep_nostall.s diff --git a/sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s b/sim/testsuite/bfin/c_regmv_imlb_dep_stall.s index 8fd2235..8fd2235 100644 --- a/sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s +++ b/sim/testsuite/bfin/c_regmv_imlb_dep_stall.s diff --git a/sim/testsuite/sim/bfin/c_regmv_imlb_dr.s b/sim/testsuite/bfin/c_regmv_imlb_dr.s index ec15df0..ec15df0 100644 --- a/sim/testsuite/sim/bfin/c_regmv_imlb_dr.s +++ b/sim/testsuite/bfin/c_regmv_imlb_dr.s diff --git a/sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s b/sim/testsuite/bfin/c_regmv_imlb_imlb.s index 35146ec..35146ec 100644 --- a/sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s +++ b/sim/testsuite/bfin/c_regmv_imlb_imlb.s diff --git a/sim/testsuite/sim/bfin/c_regmv_imlb_pr.s b/sim/testsuite/bfin/c_regmv_imlb_pr.s index 7e32a29..7e32a29 100644 --- a/sim/testsuite/sim/bfin/c_regmv_imlb_pr.s +++ b/sim/testsuite/bfin/c_regmv_imlb_pr.s diff --git a/sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s b/sim/testsuite/bfin/c_regmv_pr_dep_nostall.s index 5525bea..5525bea 100644 --- a/sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s +++ b/sim/testsuite/bfin/c_regmv_pr_dep_nostall.s diff --git a/sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s b/sim/testsuite/bfin/c_regmv_pr_dep_stall.s index 91dd0f8..91dd0f8 100644 --- a/sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s +++ b/sim/testsuite/bfin/c_regmv_pr_dep_stall.s diff --git a/sim/testsuite/sim/bfin/c_regmv_pr_dr.s b/sim/testsuite/bfin/c_regmv_pr_dr.s index fe1826f..fe1826f 100644 --- a/sim/testsuite/sim/bfin/c_regmv_pr_dr.s +++ b/sim/testsuite/bfin/c_regmv_pr_dr.s diff --git a/sim/testsuite/sim/bfin/c_regmv_pr_imlb.s b/sim/testsuite/bfin/c_regmv_pr_imlb.s index 31ff3e9..31ff3e9 100644 --- a/sim/testsuite/sim/bfin/c_regmv_pr_imlb.s +++ b/sim/testsuite/bfin/c_regmv_pr_imlb.s diff --git a/sim/testsuite/sim/bfin/c_regmv_pr_pr.s b/sim/testsuite/bfin/c_regmv_pr_pr.s index 9fb83f6..9fb83f6 100644 --- a/sim/testsuite/sim/bfin/c_regmv_pr_pr.s +++ b/sim/testsuite/bfin/c_regmv_pr_pr.s diff --git a/sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S b/sim/testsuite/bfin/c_seq_ac_raise_mv.S index fb231d3..fb231d3 100644 --- a/sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S +++ b/sim/testsuite/bfin/c_seq_ac_raise_mv.S diff --git a/sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S b/sim/testsuite/bfin/c_seq_ac_raise_mv_ppop.S index f5fdd4a..f5fdd4a 100644 --- a/sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S +++ b/sim/testsuite/bfin/c_seq_ac_raise_mv_ppop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S b/sim/testsuite/bfin/c_seq_ac_regmv_pushpop.S index 163b2ed..163b2ed 100644 --- a/sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S +++ b/sim/testsuite/bfin/c_seq_ac_regmv_pushpop.S diff --git a/sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S b/sim/testsuite/bfin/c_seq_dec_raise_pushpop.S index 6ac5d60..6ac5d60 100644 --- a/sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S +++ b/sim/testsuite/bfin/c_seq_dec_raise_pushpop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_brcc_mv_pop.S index be9be51..be9be51 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S +++ b/sim/testsuite/bfin/c_seq_ex1_brcc_mv_pop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_call_mv_pop.S index d55d61d..d55d61d 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S +++ b/sim/testsuite/bfin/c_seq_ex1_call_mv_pop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_j_mv_pop.S index 089c300..089c300 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S +++ b/sim/testsuite/bfin/c_seq_ex1_j_mv_pop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_raise_brcc_mv_pop.S index 059a61b..059a61b 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S +++ b/sim/testsuite/bfin/c_seq_ex1_raise_brcc_mv_pop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_raise_call_mv_pop.S index 1b70686..1b70686 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S +++ b/sim/testsuite/bfin/c_seq_ex1_raise_call_mv_pop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_raise_j_mv_pop.S index 2d88bb4..2d88bb4 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S +++ b/sim/testsuite/bfin/c_seq_ex1_raise_j_mv_pop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S b/sim/testsuite/bfin/c_seq_ex2_brcc_mp_mv_pop.S index c32d062..c32d062 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S +++ b/sim/testsuite/bfin/c_seq_ex2_brcc_mp_mv_pop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S b/sim/testsuite/bfin/c_seq_ex2_mmr_mvpop.S index 6e156d7..6e156d7 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S +++ b/sim/testsuite/bfin/c_seq_ex2_mmr_mvpop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S b/sim/testsuite/bfin/c_seq_ex2_mmrj_mvpop.S index 11eba1a..11eba1a 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S +++ b/sim/testsuite/bfin/c_seq_ex2_mmrj_mvpop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S b/sim/testsuite/bfin/c_seq_ex2_raise_mmr_mvpop.S index 5f86570..5f86570 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S +++ b/sim/testsuite/bfin/c_seq_ex2_raise_mmr_mvpop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S b/sim/testsuite/bfin/c_seq_ex2_raise_mmrj_mvpop.S index f32ec69..f32ec69 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S +++ b/sim/testsuite/bfin/c_seq_ex2_raise_mmrj_mvpop.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S b/sim/testsuite/bfin/c_seq_ex3_ls_brcc_mvp.S index d64de59..d64de59 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S +++ b/sim/testsuite/bfin/c_seq_ex3_ls_brcc_mvp.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S b/sim/testsuite/bfin/c_seq_ex3_ls_mmr_mvp.S index 1b0d7b5..1b0d7b5 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S +++ b/sim/testsuite/bfin/c_seq_ex3_ls_mmr_mvp.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S b/sim/testsuite/bfin/c_seq_ex3_ls_mmrj_mvp.S index 96543f4..96543f4 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S +++ b/sim/testsuite/bfin/c_seq_ex3_ls_mmrj_mvp.S diff --git a/sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S b/sim/testsuite/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S index 35abb66..35abb66 100644 --- a/sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S +++ b/sim/testsuite/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S diff --git a/sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S b/sim/testsuite/bfin/c_seq_wb_cs_lsmmrj_mvp.S index bf2a33f..bf2a33f 100644 --- a/sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S +++ b/sim/testsuite/bfin/c_seq_wb_cs_lsmmrj_mvp.S diff --git a/sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S b/sim/testsuite/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S index cbcf9ed..cbcf9ed 100644 --- a/sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S +++ b/sim/testsuite/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S diff --git a/sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S b/sim/testsuite/bfin/c_seq_wb_rti_lsmmrj_mvp.S index 4b97bee..4b97bee 100644 --- a/sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S +++ b/sim/testsuite/bfin/c_seq_wb_rti_lsmmrj_mvp.S diff --git a/sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S b/sim/testsuite/bfin/c_seq_wb_rtn_lsmmrj_mvp.S index b18a52f..b18a52f 100644 --- a/sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S +++ b/sim/testsuite/bfin/c_seq_wb_rtn_lsmmrj_mvp.S diff --git a/sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S b/sim/testsuite/bfin/c_seq_wb_rtx_lsmmrj_mvp.S index 52eb6c8..52eb6c8 100644 --- a/sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S +++ b/sim/testsuite/bfin/c_seq_wb_rtx_lsmmrj_mvp.S diff --git a/sim/testsuite/sim/bfin/c_ujump.s b/sim/testsuite/bfin/c_ujump.s index 65dcf5e..65dcf5e 100644 --- a/sim/testsuite/sim/bfin/c_ujump.s +++ b/sim/testsuite/bfin/c_ujump.s diff --git a/sim/testsuite/sim/bfin/cc-alu.S b/sim/testsuite/bfin/cc-alu.S index 089fbe7..089fbe7 100644 --- a/sim/testsuite/sim/bfin/cc-alu.S +++ b/sim/testsuite/bfin/cc-alu.S diff --git a/sim/testsuite/sim/bfin/cc-astat-bits.s b/sim/testsuite/bfin/cc-astat-bits.s index 1c7d485..1c7d485 100644 --- a/sim/testsuite/sim/bfin/cc-astat-bits.s +++ b/sim/testsuite/bfin/cc-astat-bits.s diff --git a/sim/testsuite/sim/bfin/cc0.s b/sim/testsuite/bfin/cc0.s index 3fee01e..3fee01e 100644 --- a/sim/testsuite/sim/bfin/cc0.s +++ b/sim/testsuite/bfin/cc0.s diff --git a/sim/testsuite/sim/bfin/cc1.s b/sim/testsuite/bfin/cc1.s index d5d86d8..d5d86d8 100644 --- a/sim/testsuite/sim/bfin/cc1.s +++ b/sim/testsuite/bfin/cc1.s diff --git a/sim/testsuite/sim/bfin/cc5.S b/sim/testsuite/bfin/cc5.S index 593b3bd..593b3bd 100644 --- a/sim/testsuite/sim/bfin/cc5.S +++ b/sim/testsuite/bfin/cc5.S diff --git a/sim/testsuite/sim/bfin/cec-exact-exception.S b/sim/testsuite/bfin/cec-exact-exception.S index fd22f94..fd22f94 100644 --- a/sim/testsuite/sim/bfin/cec-exact-exception.S +++ b/sim/testsuite/bfin/cec-exact-exception.S diff --git a/sim/testsuite/sim/bfin/cec-ifetch.S b/sim/testsuite/bfin/cec-ifetch.S index 5ed54b5..5ed54b5 100644 --- a/sim/testsuite/sim/bfin/cec-ifetch.S +++ b/sim/testsuite/bfin/cec-ifetch.S diff --git a/sim/testsuite/sim/bfin/cec-multi-pending.S b/sim/testsuite/bfin/cec-multi-pending.S index 63f3780..63f3780 100644 --- a/sim/testsuite/sim/bfin/cec-multi-pending.S +++ b/sim/testsuite/bfin/cec-multi-pending.S diff --git a/sim/testsuite/sim/bfin/cec-no-snen-reti.S b/sim/testsuite/bfin/cec-no-snen-reti.S index bb9557d..bb9557d 100644 --- a/sim/testsuite/sim/bfin/cec-no-snen-reti.S +++ b/sim/testsuite/bfin/cec-no-snen-reti.S diff --git a/sim/testsuite/sim/bfin/cec-non-operating-env.s b/sim/testsuite/bfin/cec-non-operating-env.s index a35344c..a35344c 100644 --- a/sim/testsuite/sim/bfin/cec-non-operating-env.s +++ b/sim/testsuite/bfin/cec-non-operating-env.s diff --git a/sim/testsuite/sim/bfin/cec-raise-reti.S b/sim/testsuite/bfin/cec-raise-reti.S index 1735ab8..1735ab8 100644 --- a/sim/testsuite/sim/bfin/cec-raise-reti.S +++ b/sim/testsuite/bfin/cec-raise-reti.S diff --git a/sim/testsuite/sim/bfin/cec-snen-reti.S b/sim/testsuite/bfin/cec-snen-reti.S index 306d99b..306d99b 100644 --- a/sim/testsuite/sim/bfin/cec-snen-reti.S +++ b/sim/testsuite/bfin/cec-snen-reti.S diff --git a/sim/testsuite/sim/bfin/cec-syscfg-ssstep.S b/sim/testsuite/bfin/cec-syscfg-ssstep.S index 169a605..169a605 100644 --- a/sim/testsuite/sim/bfin/cec-syscfg-ssstep.S +++ b/sim/testsuite/bfin/cec-syscfg-ssstep.S diff --git a/sim/testsuite/sim/bfin/cec-system-call.S b/sim/testsuite/bfin/cec-system-call.S index 6aaf3ca..6aaf3ca 100644 --- a/sim/testsuite/sim/bfin/cec-system-call.S +++ b/sim/testsuite/bfin/cec-system-call.S diff --git a/sim/testsuite/sim/bfin/cir.s b/sim/testsuite/bfin/cir.s index efbb9d4..efbb9d4 100644 --- a/sim/testsuite/sim/bfin/cir.s +++ b/sim/testsuite/bfin/cir.s diff --git a/sim/testsuite/sim/bfin/cir1.s b/sim/testsuite/bfin/cir1.s index 78381ac..78381ac 100644 --- a/sim/testsuite/sim/bfin/cir1.s +++ b/sim/testsuite/bfin/cir1.s diff --git a/sim/testsuite/sim/bfin/cli-sti.s b/sim/testsuite/bfin/cli-sti.s index 9e775cb..9e775cb 100644 --- a/sim/testsuite/sim/bfin/cli-sti.s +++ b/sim/testsuite/bfin/cli-sti.s diff --git a/sim/testsuite/sim/bfin/cmpacc.s b/sim/testsuite/bfin/cmpacc.s index ed31f62..ed31f62 100644 --- a/sim/testsuite/sim/bfin/cmpacc.s +++ b/sim/testsuite/bfin/cmpacc.s diff --git a/sim/testsuite/sim/bfin/cmpdreg.S b/sim/testsuite/bfin/cmpdreg.S index b2265f5..b2265f5 100644 --- a/sim/testsuite/sim/bfin/cmpdreg.S +++ b/sim/testsuite/bfin/cmpdreg.S diff --git a/sim/testsuite/sim/bfin/compare.s b/sim/testsuite/bfin/compare.s index 484518c..484518c 100644 --- a/sim/testsuite/sim/bfin/compare.s +++ b/sim/testsuite/bfin/compare.s diff --git a/sim/testsuite/sim/bfin/conv_enc_gen.s b/sim/testsuite/bfin/conv_enc_gen.s index ce456d7..ce456d7 100644 --- a/sim/testsuite/sim/bfin/conv_enc_gen.s +++ b/sim/testsuite/bfin/conv_enc_gen.s diff --git a/sim/testsuite/sim/bfin/cycles.s b/sim/testsuite/bfin/cycles.s index bdea7eb..bdea7eb 100644 --- a/sim/testsuite/sim/bfin/cycles.s +++ b/sim/testsuite/bfin/cycles.s diff --git a/sim/testsuite/sim/bfin/d0.s b/sim/testsuite/bfin/d0.s index 5e13959..5e13959 100644 --- a/sim/testsuite/sim/bfin/d0.s +++ b/sim/testsuite/bfin/d0.s diff --git a/sim/testsuite/sim/bfin/d1.s b/sim/testsuite/bfin/d1.s index ea56330..ea56330 100644 --- a/sim/testsuite/sim/bfin/d1.s +++ b/sim/testsuite/bfin/d1.s diff --git a/sim/testsuite/sim/bfin/d2.s b/sim/testsuite/bfin/d2.s index 2634f4b..2634f4b 100644 --- a/sim/testsuite/sim/bfin/d2.s +++ b/sim/testsuite/bfin/d2.s diff --git a/sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S b/sim/testsuite/bfin/dbg_brprd_ntkn_src_kill.S index a86ecdc..a86ecdc 100644 --- a/sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S +++ b/sim/testsuite/bfin/dbg_brprd_ntkn_src_kill.S diff --git a/sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S b/sim/testsuite/bfin/dbg_brtkn_nprd_src_kill.S index 812c8c7..812c8c7 100644 --- a/sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S +++ b/sim/testsuite/bfin/dbg_brtkn_nprd_src_kill.S diff --git a/sim/testsuite/sim/bfin/dbg_jmp_src_kill.S b/sim/testsuite/bfin/dbg_jmp_src_kill.S index c0caf5b..c0caf5b 100644 --- a/sim/testsuite/sim/bfin/dbg_jmp_src_kill.S +++ b/sim/testsuite/bfin/dbg_jmp_src_kill.S diff --git a/sim/testsuite/sim/bfin/dbg_tr_basic.S b/sim/testsuite/bfin/dbg_tr_basic.S index b7fa5b6..b7fa5b6 100644 --- a/sim/testsuite/sim/bfin/dbg_tr_basic.S +++ b/sim/testsuite/bfin/dbg_tr_basic.S diff --git a/sim/testsuite/sim/bfin/dbg_tr_simplejp.S b/sim/testsuite/bfin/dbg_tr_simplejp.S index 8fe5f20..8fe5f20 100644 --- a/sim/testsuite/sim/bfin/dbg_tr_simplejp.S +++ b/sim/testsuite/bfin/dbg_tr_simplejp.S diff --git a/sim/testsuite/sim/bfin/dbg_tr_tbuf0.S b/sim/testsuite/bfin/dbg_tr_tbuf0.S index 82ca6ce..82ca6ce 100644 --- a/sim/testsuite/sim/bfin/dbg_tr_tbuf0.S +++ b/sim/testsuite/bfin/dbg_tr_tbuf0.S diff --git a/sim/testsuite/sim/bfin/dbg_tr_umode.S b/sim/testsuite/bfin/dbg_tr_umode.S index 83c3f74..83c3f74 100644 --- a/sim/testsuite/sim/bfin/dbg_tr_umode.S +++ b/sim/testsuite/bfin/dbg_tr_umode.S diff --git a/sim/testsuite/sim/bfin/disalnexcpt_implicit.S b/sim/testsuite/bfin/disalnexcpt_implicit.S index 9f6c83c..9f6c83c 100644 --- a/sim/testsuite/sim/bfin/disalnexcpt_implicit.S +++ b/sim/testsuite/bfin/disalnexcpt_implicit.S diff --git a/sim/testsuite/sim/bfin/div0.s b/sim/testsuite/bfin/div0.s index e52fe45..e52fe45 100644 --- a/sim/testsuite/sim/bfin/div0.s +++ b/sim/testsuite/bfin/div0.s diff --git a/sim/testsuite/sim/bfin/divq.s b/sim/testsuite/bfin/divq.s index 6cb881b..6cb881b 100644 --- a/sim/testsuite/sim/bfin/divq.s +++ b/sim/testsuite/bfin/divq.s diff --git a/sim/testsuite/sim/bfin/dotproduct.s b/sim/testsuite/bfin/dotproduct.s index bfae545..bfae545 100644 --- a/sim/testsuite/sim/bfin/dotproduct.s +++ b/sim/testsuite/bfin/dotproduct.s diff --git a/sim/testsuite/sim/bfin/dotproduct2.s b/sim/testsuite/bfin/dotproduct2.s index f7ea41e..f7ea41e 100644 --- a/sim/testsuite/sim/bfin/dotproduct2.s +++ b/sim/testsuite/bfin/dotproduct2.s diff --git a/sim/testsuite/sim/bfin/double_prec_mult.s b/sim/testsuite/bfin/double_prec_mult.s index 235469c..235469c 100644 --- a/sim/testsuite/sim/bfin/double_prec_mult.s +++ b/sim/testsuite/bfin/double_prec_mult.s diff --git a/sim/testsuite/sim/bfin/dsp_a4.s b/sim/testsuite/bfin/dsp_a4.s index fdafcdf..fdafcdf 100644 --- a/sim/testsuite/sim/bfin/dsp_a4.s +++ b/sim/testsuite/bfin/dsp_a4.s diff --git a/sim/testsuite/sim/bfin/dsp_a7.s b/sim/testsuite/bfin/dsp_a7.s index 075fbc7..075fbc7 100644 --- a/sim/testsuite/sim/bfin/dsp_a7.s +++ b/sim/testsuite/bfin/dsp_a7.s diff --git a/sim/testsuite/sim/bfin/dsp_a8.s b/sim/testsuite/bfin/dsp_a8.s index 0383e20..0383e20 100644 --- a/sim/testsuite/sim/bfin/dsp_a8.s +++ b/sim/testsuite/bfin/dsp_a8.s diff --git a/sim/testsuite/sim/bfin/dsp_d0.s b/sim/testsuite/bfin/dsp_d0.s index ff7aaf0..ff7aaf0 100644 --- a/sim/testsuite/sim/bfin/dsp_d0.s +++ b/sim/testsuite/bfin/dsp_d0.s diff --git a/sim/testsuite/sim/bfin/dsp_d1.s b/sim/testsuite/bfin/dsp_d1.s index c045ba5..c045ba5 100644 --- a/sim/testsuite/sim/bfin/dsp_d1.s +++ b/sim/testsuite/bfin/dsp_d1.s diff --git a/sim/testsuite/sim/bfin/dsp_neg.S b/sim/testsuite/bfin/dsp_neg.S index a6ec10a..a6ec10a 100644 --- a/sim/testsuite/sim/bfin/dsp_neg.S +++ b/sim/testsuite/bfin/dsp_neg.S diff --git a/sim/testsuite/sim/bfin/dsp_s1.s b/sim/testsuite/bfin/dsp_s1.s index 70d8a5d..70d8a5d 100644 --- a/sim/testsuite/sim/bfin/dsp_s1.s +++ b/sim/testsuite/bfin/dsp_s1.s diff --git a/sim/testsuite/sim/bfin/e0.s b/sim/testsuite/bfin/e0.s index bdcd71b..bdcd71b 100644 --- a/sim/testsuite/sim/bfin/e0.s +++ b/sim/testsuite/bfin/e0.s diff --git a/sim/testsuite/sim/bfin/edn_snafu.s b/sim/testsuite/bfin/edn_snafu.s index b97d7e8..b97d7e8 100644 --- a/sim/testsuite/sim/bfin/edn_snafu.s +++ b/sim/testsuite/bfin/edn_snafu.s diff --git a/sim/testsuite/sim/bfin/eu_dsp32mac_s.s b/sim/testsuite/bfin/eu_dsp32mac_s.s index 6935aa6..6935aa6 100644 --- a/sim/testsuite/sim/bfin/eu_dsp32mac_s.s +++ b/sim/testsuite/bfin/eu_dsp32mac_s.s diff --git a/sim/testsuite/sim/bfin/events.s b/sim/testsuite/bfin/events.s index 689f47b..689f47b 100644 --- a/sim/testsuite/sim/bfin/events.s +++ b/sim/testsuite/bfin/events.s diff --git a/sim/testsuite/sim/bfin/f221.s b/sim/testsuite/bfin/f221.s index 7968843..7968843 100644 --- a/sim/testsuite/sim/bfin/f221.s +++ b/sim/testsuite/bfin/f221.s diff --git a/sim/testsuite/sim/bfin/fact.s b/sim/testsuite/bfin/fact.s index aed8153..aed8153 100644 --- a/sim/testsuite/sim/bfin/fact.s +++ b/sim/testsuite/bfin/fact.s diff --git a/sim/testsuite/sim/bfin/fir.s b/sim/testsuite/bfin/fir.s index 0ba4d2f..0ba4d2f 100644 --- a/sim/testsuite/sim/bfin/fir.s +++ b/sim/testsuite/bfin/fir.s diff --git a/sim/testsuite/sim/bfin/fsm.s b/sim/testsuite/bfin/fsm.s index a15ffa0..a15ffa0 100644 --- a/sim/testsuite/sim/bfin/fsm.s +++ b/sim/testsuite/bfin/fsm.s diff --git a/sim/testsuite/sim/bfin/greg2.s b/sim/testsuite/bfin/greg2.s index 7135130..7135130 100644 --- a/sim/testsuite/sim/bfin/greg2.s +++ b/sim/testsuite/bfin/greg2.s diff --git a/sim/testsuite/sim/bfin/hwloop-bits.S b/sim/testsuite/bfin/hwloop-bits.S index 76d9003..76d9003 100644 --- a/sim/testsuite/sim/bfin/hwloop-bits.S +++ b/sim/testsuite/bfin/hwloop-bits.S diff --git a/sim/testsuite/sim/bfin/hwloop-branch-in.s b/sim/testsuite/bfin/hwloop-branch-in.s index c477c94..c477c94 100644 --- a/sim/testsuite/sim/bfin/hwloop-branch-in.s +++ b/sim/testsuite/bfin/hwloop-branch-in.s diff --git a/sim/testsuite/sim/bfin/hwloop-branch-out.s b/sim/testsuite/bfin/hwloop-branch-out.s index 54f712b..54f712b 100644 --- a/sim/testsuite/sim/bfin/hwloop-branch-out.s +++ b/sim/testsuite/bfin/hwloop-branch-out.s diff --git a/sim/testsuite/sim/bfin/hwloop-lt-bits.s b/sim/testsuite/bfin/hwloop-lt-bits.s index dd21c8a..dd21c8a 100644 --- a/sim/testsuite/sim/bfin/hwloop-lt-bits.s +++ b/sim/testsuite/bfin/hwloop-lt-bits.s diff --git a/sim/testsuite/sim/bfin/hwloop-nested.s b/sim/testsuite/bfin/hwloop-nested.s index 9d1b71c..9d1b71c 100644 --- a/sim/testsuite/sim/bfin/hwloop-nested.s +++ b/sim/testsuite/bfin/hwloop-nested.s diff --git a/sim/testsuite/sim/bfin/i0.s b/sim/testsuite/bfin/i0.s index 89c7fd5..89c7fd5 100644 --- a/sim/testsuite/sim/bfin/i0.s +++ b/sim/testsuite/bfin/i0.s diff --git a/sim/testsuite/sim/bfin/iir.s b/sim/testsuite/bfin/iir.s index b1cb420..b1cb420 100644 --- a/sim/testsuite/sim/bfin/iir.s +++ b/sim/testsuite/bfin/iir.s diff --git a/sim/testsuite/sim/bfin/issue103.s b/sim/testsuite/bfin/issue103.s index 6244a7f..6244a7f 100644 --- a/sim/testsuite/sim/bfin/issue103.s +++ b/sim/testsuite/bfin/issue103.s diff --git a/sim/testsuite/sim/bfin/issue109.s b/sim/testsuite/bfin/issue109.s index 65b78b7..65b78b7 100644 --- a/sim/testsuite/sim/bfin/issue109.s +++ b/sim/testsuite/bfin/issue109.s diff --git a/sim/testsuite/sim/bfin/issue112.s b/sim/testsuite/bfin/issue112.s index e116936..e116936 100644 --- a/sim/testsuite/sim/bfin/issue112.s +++ b/sim/testsuite/bfin/issue112.s diff --git a/sim/testsuite/sim/bfin/issue113.s b/sim/testsuite/bfin/issue113.s index 4bebaea..4bebaea 100644 --- a/sim/testsuite/sim/bfin/issue113.s +++ b/sim/testsuite/bfin/issue113.s diff --git a/sim/testsuite/sim/bfin/issue117.s b/sim/testsuite/bfin/issue117.s index 00e92b7..00e92b7 100644 --- a/sim/testsuite/sim/bfin/issue117.s +++ b/sim/testsuite/bfin/issue117.s diff --git a/sim/testsuite/sim/bfin/issue118.s b/sim/testsuite/bfin/issue118.s index bc455b3..bc455b3 100644 --- a/sim/testsuite/sim/bfin/issue118.s +++ b/sim/testsuite/bfin/issue118.s diff --git a/sim/testsuite/sim/bfin/issue119.s b/sim/testsuite/bfin/issue119.s index ade8818..ade8818 100644 --- a/sim/testsuite/sim/bfin/issue119.s +++ b/sim/testsuite/bfin/issue119.s diff --git a/sim/testsuite/sim/bfin/issue121.s b/sim/testsuite/bfin/issue121.s index 7e609cd..7e609cd 100644 --- a/sim/testsuite/sim/bfin/issue121.s +++ b/sim/testsuite/bfin/issue121.s diff --git a/sim/testsuite/sim/bfin/issue123.s b/sim/testsuite/bfin/issue123.s index 9f40c3f..9f40c3f 100644 --- a/sim/testsuite/sim/bfin/issue123.s +++ b/sim/testsuite/bfin/issue123.s diff --git a/sim/testsuite/sim/bfin/issue124.s b/sim/testsuite/bfin/issue124.s index b28f141..b28f141 100644 --- a/sim/testsuite/sim/bfin/issue124.s +++ b/sim/testsuite/bfin/issue124.s diff --git a/sim/testsuite/sim/bfin/issue125.s b/sim/testsuite/bfin/issue125.s index 826bf7f..826bf7f 100644 --- a/sim/testsuite/sim/bfin/issue125.s +++ b/sim/testsuite/bfin/issue125.s diff --git a/sim/testsuite/sim/bfin/issue126.s b/sim/testsuite/bfin/issue126.s index ff15bac..ff15bac 100644 --- a/sim/testsuite/sim/bfin/issue126.s +++ b/sim/testsuite/bfin/issue126.s diff --git a/sim/testsuite/sim/bfin/issue127.s b/sim/testsuite/bfin/issue127.s index 811bc37..811bc37 100644 --- a/sim/testsuite/sim/bfin/issue127.s +++ b/sim/testsuite/bfin/issue127.s diff --git a/sim/testsuite/sim/bfin/issue129.s b/sim/testsuite/bfin/issue129.s index f9653a8..f9653a8 100644 --- a/sim/testsuite/sim/bfin/issue129.s +++ b/sim/testsuite/bfin/issue129.s diff --git a/sim/testsuite/sim/bfin/issue139.S b/sim/testsuite/bfin/issue139.S index 8df28ba..8df28ba 100644 --- a/sim/testsuite/sim/bfin/issue139.S +++ b/sim/testsuite/bfin/issue139.S diff --git a/sim/testsuite/sim/bfin/issue140.S b/sim/testsuite/bfin/issue140.S index df27517..df27517 100644 --- a/sim/testsuite/sim/bfin/issue140.S +++ b/sim/testsuite/bfin/issue140.S diff --git a/sim/testsuite/sim/bfin/issue142.s b/sim/testsuite/bfin/issue142.s index be290b5..be290b5 100644 --- a/sim/testsuite/sim/bfin/issue142.s +++ b/sim/testsuite/bfin/issue142.s diff --git a/sim/testsuite/sim/bfin/issue144.s b/sim/testsuite/bfin/issue144.s index 3c029a3..3c029a3 100644 --- a/sim/testsuite/sim/bfin/issue144.s +++ b/sim/testsuite/bfin/issue144.s diff --git a/sim/testsuite/sim/bfin/issue146.S b/sim/testsuite/bfin/issue146.S index b14e78c..b14e78c 100644 --- a/sim/testsuite/sim/bfin/issue146.S +++ b/sim/testsuite/bfin/issue146.S diff --git a/sim/testsuite/sim/bfin/issue175.s b/sim/testsuite/bfin/issue175.s index 3073823..3073823 100644 --- a/sim/testsuite/sim/bfin/issue175.s +++ b/sim/testsuite/bfin/issue175.s diff --git a/sim/testsuite/sim/bfin/issue205.s b/sim/testsuite/bfin/issue205.s index 44cb1e0..44cb1e0 100644 --- a/sim/testsuite/sim/bfin/issue205.s +++ b/sim/testsuite/bfin/issue205.s diff --git a/sim/testsuite/sim/bfin/issue257.s b/sim/testsuite/bfin/issue257.s index 01f0396..01f0396 100644 --- a/sim/testsuite/sim/bfin/issue257.s +++ b/sim/testsuite/bfin/issue257.s diff --git a/sim/testsuite/sim/bfin/issue272.S b/sim/testsuite/bfin/issue272.S index ee8ec38..ee8ec38 100644 --- a/sim/testsuite/sim/bfin/issue272.S +++ b/sim/testsuite/bfin/issue272.S diff --git a/sim/testsuite/sim/bfin/issue83.s b/sim/testsuite/bfin/issue83.s index 2474d4b..2474d4b 100644 --- a/sim/testsuite/sim/bfin/issue83.s +++ b/sim/testsuite/bfin/issue83.s diff --git a/sim/testsuite/sim/bfin/issue89.s b/sim/testsuite/bfin/issue89.s index 24d0517..24d0517 100644 --- a/sim/testsuite/sim/bfin/issue89.s +++ b/sim/testsuite/bfin/issue89.s diff --git a/sim/testsuite/sim/bfin/l0.s b/sim/testsuite/bfin/l0.s index 88fcb59..88fcb59 100644 --- a/sim/testsuite/sim/bfin/l0.s +++ b/sim/testsuite/bfin/l0.s diff --git a/sim/testsuite/sim/bfin/l0shift.s b/sim/testsuite/bfin/l0shift.s index 3f5dc2c..3f5dc2c 100644 --- a/sim/testsuite/sim/bfin/l0shift.s +++ b/sim/testsuite/bfin/l0shift.s diff --git a/sim/testsuite/sim/bfin/l2_loop.s b/sim/testsuite/bfin/l2_loop.s index a6cde54..a6cde54 100644 --- a/sim/testsuite/sim/bfin/l2_loop.s +++ b/sim/testsuite/bfin/l2_loop.s diff --git a/sim/testsuite/sim/bfin/link-2.s b/sim/testsuite/bfin/link-2.s index ac711c6..ac711c6 100644 --- a/sim/testsuite/sim/bfin/link-2.s +++ b/sim/testsuite/bfin/link-2.s diff --git a/sim/testsuite/sim/bfin/link.s b/sim/testsuite/bfin/link.s index c92ae1b..c92ae1b 100644 --- a/sim/testsuite/sim/bfin/link.s +++ b/sim/testsuite/bfin/link.s diff --git a/sim/testsuite/sim/bfin/lmu_cplb_multiple0.S b/sim/testsuite/bfin/lmu_cplb_multiple0.S index 9399c43..9399c43 100644 --- a/sim/testsuite/sim/bfin/lmu_cplb_multiple0.S +++ b/sim/testsuite/bfin/lmu_cplb_multiple0.S diff --git a/sim/testsuite/sim/bfin/lmu_cplb_multiple1.S b/sim/testsuite/bfin/lmu_cplb_multiple1.S index cf8cdf4..cf8cdf4 100644 --- a/sim/testsuite/sim/bfin/lmu_cplb_multiple1.S +++ b/sim/testsuite/bfin/lmu_cplb_multiple1.S diff --git a/sim/testsuite/sim/bfin/lmu_excpt_align.S b/sim/testsuite/bfin/lmu_excpt_align.S index b978155..b978155 100644 --- a/sim/testsuite/sim/bfin/lmu_excpt_align.S +++ b/sim/testsuite/bfin/lmu_excpt_align.S diff --git a/sim/testsuite/sim/bfin/lmu_excpt_default.S b/sim/testsuite/bfin/lmu_excpt_default.S index 9b8a14f..9b8a14f 100644 --- a/sim/testsuite/sim/bfin/lmu_excpt_default.S +++ b/sim/testsuite/bfin/lmu_excpt_default.S diff --git a/sim/testsuite/sim/bfin/lmu_excpt_illaddr.S b/sim/testsuite/bfin/lmu_excpt_illaddr.S index 7c84b64..7c84b64 100644 --- a/sim/testsuite/sim/bfin/lmu_excpt_illaddr.S +++ b/sim/testsuite/bfin/lmu_excpt_illaddr.S diff --git a/sim/testsuite/sim/bfin/lmu_excpt_prot0.S b/sim/testsuite/bfin/lmu_excpt_prot0.S index 279cc02..279cc02 100644 --- a/sim/testsuite/sim/bfin/lmu_excpt_prot0.S +++ b/sim/testsuite/bfin/lmu_excpt_prot0.S diff --git a/sim/testsuite/sim/bfin/lmu_excpt_prot1.S b/sim/testsuite/bfin/lmu_excpt_prot1.S index 5ffa680..5ffa680 100644 --- a/sim/testsuite/sim/bfin/lmu_excpt_prot1.S +++ b/sim/testsuite/bfin/lmu_excpt_prot1.S diff --git a/sim/testsuite/sim/bfin/load.s b/sim/testsuite/bfin/load.s index 2fca3de..2fca3de 100644 --- a/sim/testsuite/sim/bfin/load.s +++ b/sim/testsuite/bfin/load.s diff --git a/sim/testsuite/sim/bfin/logic.s b/sim/testsuite/bfin/logic.s index 9a41ccd..9a41ccd 100644 --- a/sim/testsuite/sim/bfin/logic.s +++ b/sim/testsuite/bfin/logic.s diff --git a/sim/testsuite/sim/bfin/loop_snafu.s b/sim/testsuite/bfin/loop_snafu.s index b1e3664..b1e3664 100644 --- a/sim/testsuite/sim/bfin/loop_snafu.s +++ b/sim/testsuite/bfin/loop_snafu.s diff --git a/sim/testsuite/sim/bfin/loop_strncpy.s b/sim/testsuite/bfin/loop_strncpy.s index 13b3711..13b3711 100644 --- a/sim/testsuite/sim/bfin/loop_strncpy.s +++ b/sim/testsuite/bfin/loop_strncpy.s diff --git a/sim/testsuite/sim/bfin/lp0.s b/sim/testsuite/bfin/lp0.s index dd7bc30..dd7bc30 100644 --- a/sim/testsuite/sim/bfin/lp0.s +++ b/sim/testsuite/bfin/lp0.s diff --git a/sim/testsuite/sim/bfin/lp1.s b/sim/testsuite/bfin/lp1.s index 89fa2a9..89fa2a9 100644 --- a/sim/testsuite/sim/bfin/lp1.s +++ b/sim/testsuite/bfin/lp1.s diff --git a/sim/testsuite/sim/bfin/lsetup.s b/sim/testsuite/bfin/lsetup.s index ac39613..ac39613 100644 --- a/sim/testsuite/sim/bfin/lsetup.s +++ b/sim/testsuite/bfin/lsetup.s diff --git a/sim/testsuite/sim/bfin/m0boundary.s b/sim/testsuite/bfin/m0boundary.s index 5995d88..5995d88 100644 --- a/sim/testsuite/sim/bfin/m0boundary.s +++ b/sim/testsuite/bfin/m0boundary.s diff --git a/sim/testsuite/sim/bfin/m1.S b/sim/testsuite/bfin/m1.S index 5ddc5d3..5ddc5d3 100644 --- a/sim/testsuite/sim/bfin/m1.S +++ b/sim/testsuite/bfin/m1.S diff --git a/sim/testsuite/sim/bfin/m10.s b/sim/testsuite/bfin/m10.s index 5feb42f..5feb42f 100644 --- a/sim/testsuite/sim/bfin/m10.s +++ b/sim/testsuite/bfin/m10.s diff --git a/sim/testsuite/sim/bfin/m11.s b/sim/testsuite/bfin/m11.s index 843c0ab..843c0ab 100644 --- a/sim/testsuite/sim/bfin/m11.s +++ b/sim/testsuite/bfin/m11.s diff --git a/sim/testsuite/sim/bfin/m12.s b/sim/testsuite/bfin/m12.s index 37306e7..37306e7 100644 --- a/sim/testsuite/sim/bfin/m12.s +++ b/sim/testsuite/bfin/m12.s diff --git a/sim/testsuite/sim/bfin/m13.s b/sim/testsuite/bfin/m13.s index 05547a7..05547a7 100644 --- a/sim/testsuite/sim/bfin/m13.s +++ b/sim/testsuite/bfin/m13.s diff --git a/sim/testsuite/sim/bfin/m14.s b/sim/testsuite/bfin/m14.s index bd3134e..bd3134e 100644 --- a/sim/testsuite/sim/bfin/m14.s +++ b/sim/testsuite/bfin/m14.s diff --git a/sim/testsuite/sim/bfin/m15.s b/sim/testsuite/bfin/m15.s index e429232..e429232 100644 --- a/sim/testsuite/sim/bfin/m15.s +++ b/sim/testsuite/bfin/m15.s diff --git a/sim/testsuite/sim/bfin/m16.s b/sim/testsuite/bfin/m16.s index 9cbc57c..9cbc57c 100644 --- a/sim/testsuite/sim/bfin/m16.s +++ b/sim/testsuite/bfin/m16.s diff --git a/sim/testsuite/sim/bfin/m17.s b/sim/testsuite/bfin/m17.s index c7aec4b..c7aec4b 100644 --- a/sim/testsuite/sim/bfin/m17.s +++ b/sim/testsuite/bfin/m17.s diff --git a/sim/testsuite/sim/bfin/m2.s b/sim/testsuite/bfin/m2.s index 2ff155c..2ff155c 100644 --- a/sim/testsuite/sim/bfin/m2.s +++ b/sim/testsuite/bfin/m2.s diff --git a/sim/testsuite/sim/bfin/m3.s b/sim/testsuite/bfin/m3.s index 116263c..116263c 100644 --- a/sim/testsuite/sim/bfin/m3.s +++ b/sim/testsuite/bfin/m3.s diff --git a/sim/testsuite/sim/bfin/m4.s b/sim/testsuite/bfin/m4.s index 8977063..8977063 100644 --- a/sim/testsuite/sim/bfin/m4.s +++ b/sim/testsuite/bfin/m4.s diff --git a/sim/testsuite/sim/bfin/m5.s b/sim/testsuite/bfin/m5.s index e39a2e0..e39a2e0 100644 --- a/sim/testsuite/sim/bfin/m5.s +++ b/sim/testsuite/bfin/m5.s diff --git a/sim/testsuite/sim/bfin/m6.s b/sim/testsuite/bfin/m6.s index 738d623..738d623 100644 --- a/sim/testsuite/sim/bfin/m6.s +++ b/sim/testsuite/bfin/m6.s diff --git a/sim/testsuite/sim/bfin/m7.s b/sim/testsuite/bfin/m7.s index 07e664e..07e664e 100644 --- a/sim/testsuite/sim/bfin/m7.s +++ b/sim/testsuite/bfin/m7.s diff --git a/sim/testsuite/sim/bfin/m8.s b/sim/testsuite/bfin/m8.s index fe8507f..fe8507f 100644 --- a/sim/testsuite/sim/bfin/m8.s +++ b/sim/testsuite/bfin/m8.s diff --git a/sim/testsuite/sim/bfin/m9.s b/sim/testsuite/bfin/m9.s index 79cab4c..79cab4c 100644 --- a/sim/testsuite/sim/bfin/m9.s +++ b/sim/testsuite/bfin/m9.s diff --git a/sim/testsuite/sim/bfin/mac2halfreg.S b/sim/testsuite/bfin/mac2halfreg.S index 0a73dd3..0a73dd3 100644 --- a/sim/testsuite/sim/bfin/mac2halfreg.S +++ b/sim/testsuite/bfin/mac2halfreg.S diff --git a/sim/testsuite/sim/bfin/math.s b/sim/testsuite/bfin/math.s index bd88f70..bd88f70 100644 --- a/sim/testsuite/sim/bfin/math.s +++ b/sim/testsuite/bfin/math.s diff --git a/sim/testsuite/sim/bfin/max_min_flags.s b/sim/testsuite/bfin/max_min_flags.s index a4ad33b..a4ad33b 100644 --- a/sim/testsuite/sim/bfin/max_min_flags.s +++ b/sim/testsuite/bfin/max_min_flags.s diff --git a/sim/testsuite/sim/bfin/mc_s2.s b/sim/testsuite/bfin/mc_s2.s index 024ee92..024ee92 100644 --- a/sim/testsuite/sim/bfin/mc_s2.s +++ b/sim/testsuite/bfin/mc_s2.s diff --git a/sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c b/sim/testsuite/bfin/mdma-32bit-1d-neg-count.c index e380254..e380254 100644 --- a/sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c +++ b/sim/testsuite/bfin/mdma-32bit-1d-neg-count.c diff --git a/sim/testsuite/sim/bfin/mdma-32bit-1d.c b/sim/testsuite/bfin/mdma-32bit-1d.c index acb891e..acb891e 100644 --- a/sim/testsuite/sim/bfin/mdma-32bit-1d.c +++ b/sim/testsuite/bfin/mdma-32bit-1d.c diff --git a/sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c b/sim/testsuite/bfin/mdma-8bit-1d-neg-count.c index 26ba577..26ba577 100644 --- a/sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c +++ b/sim/testsuite/bfin/mdma-8bit-1d-neg-count.c diff --git a/sim/testsuite/sim/bfin/mdma-8bit-1d.c b/sim/testsuite/bfin/mdma-8bit-1d.c index 8384093..8384093 100644 --- a/sim/testsuite/sim/bfin/mdma-8bit-1d.c +++ b/sim/testsuite/bfin/mdma-8bit-1d.c diff --git a/sim/testsuite/sim/bfin/mdma-skel.h b/sim/testsuite/bfin/mdma-skel.h index 920eff2..920eff2 100644 --- a/sim/testsuite/sim/bfin/mdma-skel.h +++ b/sim/testsuite/bfin/mdma-skel.h diff --git a/sim/testsuite/sim/bfin/mem3.s b/sim/testsuite/bfin/mem3.s index da070e0..da070e0 100644 --- a/sim/testsuite/sim/bfin/mem3.s +++ b/sim/testsuite/bfin/mem3.s diff --git a/sim/testsuite/sim/bfin/mmr-exception.s b/sim/testsuite/bfin/mmr-exception.s index 5e9a268..5e9a268 100644 --- a/sim/testsuite/sim/bfin/mmr-exception.s +++ b/sim/testsuite/bfin/mmr-exception.s diff --git a/sim/testsuite/sim/bfin/move.s b/sim/testsuite/bfin/move.s index b8f41c8..b8f41c8 100644 --- a/sim/testsuite/sim/bfin/move.s +++ b/sim/testsuite/bfin/move.s diff --git a/sim/testsuite/sim/bfin/msa_acp_5.10.S b/sim/testsuite/bfin/msa_acp_5.10.S index 75e50e3..75e50e3 100644 --- a/sim/testsuite/sim/bfin/msa_acp_5.10.S +++ b/sim/testsuite/bfin/msa_acp_5.10.S diff --git a/sim/testsuite/sim/bfin/msa_acp_5.12_1.S b/sim/testsuite/bfin/msa_acp_5.12_1.S index d65496d..d65496d 100644 --- a/sim/testsuite/sim/bfin/msa_acp_5.12_1.S +++ b/sim/testsuite/bfin/msa_acp_5.12_1.S diff --git a/sim/testsuite/sim/bfin/msa_acp_5.12_2.S b/sim/testsuite/bfin/msa_acp_5.12_2.S index e965ad1..e965ad1 100644 --- a/sim/testsuite/sim/bfin/msa_acp_5.12_2.S +++ b/sim/testsuite/bfin/msa_acp_5.12_2.S diff --git a/sim/testsuite/sim/bfin/msa_acp_5_10.s b/sim/testsuite/bfin/msa_acp_5_10.s index eae4277..eae4277 100644 --- a/sim/testsuite/sim/bfin/msa_acp_5_10.s +++ b/sim/testsuite/bfin/msa_acp_5_10.s diff --git a/sim/testsuite/sim/bfin/mult.s b/sim/testsuite/bfin/mult.s index 26bb55e..26bb55e 100644 --- a/sim/testsuite/sim/bfin/mult.s +++ b/sim/testsuite/bfin/mult.s diff --git a/sim/testsuite/sim/bfin/neg-2.S b/sim/testsuite/bfin/neg-2.S index 4430171..4430171 100644 --- a/sim/testsuite/sim/bfin/neg-2.S +++ b/sim/testsuite/bfin/neg-2.S diff --git a/sim/testsuite/sim/bfin/neg-3.S b/sim/testsuite/bfin/neg-3.S index f1f0a2f..f1f0a2f 100644 --- a/sim/testsuite/sim/bfin/neg-3.S +++ b/sim/testsuite/bfin/neg-3.S diff --git a/sim/testsuite/sim/bfin/neg.S b/sim/testsuite/bfin/neg.S index 45649a1..45649a1 100644 --- a/sim/testsuite/sim/bfin/neg.S +++ b/sim/testsuite/bfin/neg.S diff --git a/sim/testsuite/sim/bfin/nshift.s b/sim/testsuite/bfin/nshift.s index f9e345b..f9e345b 100644 --- a/sim/testsuite/sim/bfin/nshift.s +++ b/sim/testsuite/bfin/nshift.s diff --git a/sim/testsuite/sim/bfin/pr.s b/sim/testsuite/bfin/pr.s index d290184..d290184 100644 --- a/sim/testsuite/sim/bfin/pr.s +++ b/sim/testsuite/bfin/pr.s diff --git a/sim/testsuite/sim/bfin/push-pop-multiple.s b/sim/testsuite/bfin/push-pop-multiple.s index 2a2b356..2a2b356 100644 --- a/sim/testsuite/sim/bfin/push-pop-multiple.s +++ b/sim/testsuite/bfin/push-pop-multiple.s diff --git a/sim/testsuite/sim/bfin/push-pop.s b/sim/testsuite/bfin/push-pop.s index bd6eda8..bd6eda8 100644 --- a/sim/testsuite/sim/bfin/push-pop.s +++ b/sim/testsuite/bfin/push-pop.s diff --git a/sim/testsuite/sim/bfin/pushpopreg_1.s b/sim/testsuite/bfin/pushpopreg_1.s index 5bf4aa6..5bf4aa6 100644 --- a/sim/testsuite/sim/bfin/pushpopreg_1.s +++ b/sim/testsuite/bfin/pushpopreg_1.s diff --git a/sim/testsuite/sim/bfin/quadaddsub.s b/sim/testsuite/bfin/quadaddsub.s index 1502179..1502179 100644 --- a/sim/testsuite/sim/bfin/quadaddsub.s +++ b/sim/testsuite/bfin/quadaddsub.s diff --git a/sim/testsuite/sim/bfin/random_0001.s b/sim/testsuite/bfin/random_0001.s index 3cc946f..3cc946f 100644 --- a/sim/testsuite/sim/bfin/random_0001.s +++ b/sim/testsuite/bfin/random_0001.s diff --git a/sim/testsuite/sim/bfin/random_0002.S b/sim/testsuite/bfin/random_0002.S index 3567ae0..3567ae0 100644 --- a/sim/testsuite/sim/bfin/random_0002.S +++ b/sim/testsuite/bfin/random_0002.S diff --git a/sim/testsuite/sim/bfin/random_0003.S b/sim/testsuite/bfin/random_0003.S index d9852f2..d9852f2 100644 --- a/sim/testsuite/sim/bfin/random_0003.S +++ b/sim/testsuite/bfin/random_0003.S diff --git a/sim/testsuite/sim/bfin/random_0004.S b/sim/testsuite/bfin/random_0004.S index fddabbc..fddabbc 100644 --- a/sim/testsuite/sim/bfin/random_0004.S +++ b/sim/testsuite/bfin/random_0004.S diff --git a/sim/testsuite/sim/bfin/random_0005.S b/sim/testsuite/bfin/random_0005.S index 8980dfe..8980dfe 100644 --- a/sim/testsuite/sim/bfin/random_0005.S +++ b/sim/testsuite/bfin/random_0005.S diff --git a/sim/testsuite/sim/bfin/random_0006.S b/sim/testsuite/bfin/random_0006.S index bafe19a..bafe19a 100644 --- a/sim/testsuite/sim/bfin/random_0006.S +++ b/sim/testsuite/bfin/random_0006.S diff --git a/sim/testsuite/sim/bfin/random_0007.S b/sim/testsuite/bfin/random_0007.S index eb98e07..eb98e07 100644 --- a/sim/testsuite/sim/bfin/random_0007.S +++ b/sim/testsuite/bfin/random_0007.S diff --git a/sim/testsuite/sim/bfin/random_0008.S b/sim/testsuite/bfin/random_0008.S index d856b0c..d856b0c 100644 --- a/sim/testsuite/sim/bfin/random_0008.S +++ b/sim/testsuite/bfin/random_0008.S diff --git a/sim/testsuite/sim/bfin/random_0009.S b/sim/testsuite/bfin/random_0009.S index 6b3960a..6b3960a 100644 --- a/sim/testsuite/sim/bfin/random_0009.S +++ b/sim/testsuite/bfin/random_0009.S diff --git a/sim/testsuite/sim/bfin/random_0010.S b/sim/testsuite/bfin/random_0010.S index c434edb..c434edb 100644 --- a/sim/testsuite/sim/bfin/random_0010.S +++ b/sim/testsuite/bfin/random_0010.S diff --git a/sim/testsuite/sim/bfin/random_0011.S b/sim/testsuite/bfin/random_0011.S index 0b0ccac..0b0ccac 100644 --- a/sim/testsuite/sim/bfin/random_0011.S +++ b/sim/testsuite/bfin/random_0011.S diff --git a/sim/testsuite/sim/bfin/random_0012.S b/sim/testsuite/bfin/random_0012.S index cedf359..cedf359 100644 --- a/sim/testsuite/sim/bfin/random_0012.S +++ b/sim/testsuite/bfin/random_0012.S diff --git a/sim/testsuite/sim/bfin/random_0013.S b/sim/testsuite/bfin/random_0013.S index 9a427b3..9a427b3 100644 --- a/sim/testsuite/sim/bfin/random_0013.S +++ b/sim/testsuite/bfin/random_0013.S diff --git a/sim/testsuite/sim/bfin/random_0014.S b/sim/testsuite/bfin/random_0014.S index c77b305..c77b305 100644 --- a/sim/testsuite/sim/bfin/random_0014.S +++ b/sim/testsuite/bfin/random_0014.S diff --git a/sim/testsuite/sim/bfin/random_0015.S b/sim/testsuite/bfin/random_0015.S index 60d6317..60d6317 100644 --- a/sim/testsuite/sim/bfin/random_0015.S +++ b/sim/testsuite/bfin/random_0015.S diff --git a/sim/testsuite/sim/bfin/random_0016.S b/sim/testsuite/bfin/random_0016.S index 0b45074..0b45074 100644 --- a/sim/testsuite/sim/bfin/random_0016.S +++ b/sim/testsuite/bfin/random_0016.S diff --git a/sim/testsuite/sim/bfin/random_0017.S b/sim/testsuite/bfin/random_0017.S index edfb650..edfb650 100644 --- a/sim/testsuite/sim/bfin/random_0017.S +++ b/sim/testsuite/bfin/random_0017.S diff --git a/sim/testsuite/sim/bfin/random_0018.S b/sim/testsuite/bfin/random_0018.S index f6ec033..f6ec033 100644 --- a/sim/testsuite/sim/bfin/random_0018.S +++ b/sim/testsuite/bfin/random_0018.S diff --git a/sim/testsuite/sim/bfin/random_0019.S b/sim/testsuite/bfin/random_0019.S index 2da09c4..2da09c4 100644 --- a/sim/testsuite/sim/bfin/random_0019.S +++ b/sim/testsuite/bfin/random_0019.S diff --git a/sim/testsuite/sim/bfin/random_0020.S b/sim/testsuite/bfin/random_0020.S index d140fb1..d140fb1 100644 --- a/sim/testsuite/sim/bfin/random_0020.S +++ b/sim/testsuite/bfin/random_0020.S diff --git a/sim/testsuite/sim/bfin/random_0021.S b/sim/testsuite/bfin/random_0021.S index 2497a44..2497a44 100644 --- a/sim/testsuite/sim/bfin/random_0021.S +++ b/sim/testsuite/bfin/random_0021.S diff --git a/sim/testsuite/sim/bfin/random_0022.S b/sim/testsuite/bfin/random_0022.S index fce2803..fce2803 100644 --- a/sim/testsuite/sim/bfin/random_0022.S +++ b/sim/testsuite/bfin/random_0022.S diff --git a/sim/testsuite/sim/bfin/random_0023.S b/sim/testsuite/bfin/random_0023.S index 9dd2d1a..9dd2d1a 100644 --- a/sim/testsuite/sim/bfin/random_0023.S +++ b/sim/testsuite/bfin/random_0023.S diff --git a/sim/testsuite/sim/bfin/random_0024.S b/sim/testsuite/bfin/random_0024.S index dab8880..dab8880 100644 --- a/sim/testsuite/sim/bfin/random_0024.S +++ b/sim/testsuite/bfin/random_0024.S diff --git a/sim/testsuite/sim/bfin/random_0025.S b/sim/testsuite/bfin/random_0025.S index 14cf049..14cf049 100644 --- a/sim/testsuite/sim/bfin/random_0025.S +++ b/sim/testsuite/bfin/random_0025.S diff --git a/sim/testsuite/sim/bfin/random_0026.S b/sim/testsuite/bfin/random_0026.S index 526b007..526b007 100644 --- a/sim/testsuite/sim/bfin/random_0026.S +++ b/sim/testsuite/bfin/random_0026.S diff --git a/sim/testsuite/sim/bfin/random_0027.S b/sim/testsuite/bfin/random_0027.S index 06ea3c8..06ea3c8 100644 --- a/sim/testsuite/sim/bfin/random_0027.S +++ b/sim/testsuite/bfin/random_0027.S diff --git a/sim/testsuite/sim/bfin/random_0028.S b/sim/testsuite/bfin/random_0028.S index 2fd31c9..2fd31c9 100644 --- a/sim/testsuite/sim/bfin/random_0028.S +++ b/sim/testsuite/bfin/random_0028.S diff --git a/sim/testsuite/sim/bfin/random_0029.S b/sim/testsuite/bfin/random_0029.S index c754995..c754995 100644 --- a/sim/testsuite/sim/bfin/random_0029.S +++ b/sim/testsuite/bfin/random_0029.S diff --git a/sim/testsuite/sim/bfin/random_0030.S b/sim/testsuite/bfin/random_0030.S index 417fb28..417fb28 100644 --- a/sim/testsuite/sim/bfin/random_0030.S +++ b/sim/testsuite/bfin/random_0030.S diff --git a/sim/testsuite/sim/bfin/random_0031.S b/sim/testsuite/bfin/random_0031.S index 4a849e1..4a849e1 100644 --- a/sim/testsuite/sim/bfin/random_0031.S +++ b/sim/testsuite/bfin/random_0031.S diff --git a/sim/testsuite/sim/bfin/random_0032.S b/sim/testsuite/bfin/random_0032.S index bfded41..bfded41 100644 --- a/sim/testsuite/sim/bfin/random_0032.S +++ b/sim/testsuite/bfin/random_0032.S diff --git a/sim/testsuite/sim/bfin/random_0033.S b/sim/testsuite/bfin/random_0033.S index 4835396..4835396 100644 --- a/sim/testsuite/sim/bfin/random_0033.S +++ b/sim/testsuite/bfin/random_0033.S diff --git a/sim/testsuite/sim/bfin/random_0034.S b/sim/testsuite/bfin/random_0034.S index 7aeaadb..7aeaadb 100644 --- a/sim/testsuite/sim/bfin/random_0034.S +++ b/sim/testsuite/bfin/random_0034.S diff --git a/sim/testsuite/sim/bfin/random_0035.S b/sim/testsuite/bfin/random_0035.S index 7c10517..7c10517 100644 --- a/sim/testsuite/sim/bfin/random_0035.S +++ b/sim/testsuite/bfin/random_0035.S diff --git a/sim/testsuite/sim/bfin/random_0036.S b/sim/testsuite/bfin/random_0036.S index 7e75da9..7e75da9 100644 --- a/sim/testsuite/sim/bfin/random_0036.S +++ b/sim/testsuite/bfin/random_0036.S diff --git a/sim/testsuite/sim/bfin/random_0037.S b/sim/testsuite/bfin/random_0037.S index 05eae8a..05eae8a 100644 --- a/sim/testsuite/sim/bfin/random_0037.S +++ b/sim/testsuite/bfin/random_0037.S diff --git a/sim/testsuite/sim/bfin/run-tests.sh b/sim/testsuite/bfin/run-tests.sh index c5ee777..c5ee777 100755 --- a/sim/testsuite/sim/bfin/run-tests.sh +++ b/sim/testsuite/bfin/run-tests.sh diff --git a/sim/testsuite/sim/bfin/s0.s b/sim/testsuite/bfin/s0.s index 8fa53f2..8fa53f2 100644 --- a/sim/testsuite/sim/bfin/s0.s +++ b/sim/testsuite/bfin/s0.s diff --git a/sim/testsuite/sim/bfin/s1.s b/sim/testsuite/bfin/s1.s index 262dc06..262dc06 100644 --- a/sim/testsuite/sim/bfin/s1.s +++ b/sim/testsuite/bfin/s1.s diff --git a/sim/testsuite/sim/bfin/s10.s b/sim/testsuite/bfin/s10.s index 503cabf..503cabf 100644 --- a/sim/testsuite/sim/bfin/s10.s +++ b/sim/testsuite/bfin/s10.s diff --git a/sim/testsuite/sim/bfin/s11.s b/sim/testsuite/bfin/s11.s index 16a57eb..16a57eb 100644 --- a/sim/testsuite/sim/bfin/s11.s +++ b/sim/testsuite/bfin/s11.s diff --git a/sim/testsuite/sim/bfin/s12.s b/sim/testsuite/bfin/s12.s index 2f66798..2f66798 100644 --- a/sim/testsuite/sim/bfin/s12.s +++ b/sim/testsuite/bfin/s12.s diff --git a/sim/testsuite/sim/bfin/s13.s b/sim/testsuite/bfin/s13.s index 22b77b7..22b77b7 100644 --- a/sim/testsuite/sim/bfin/s13.s +++ b/sim/testsuite/bfin/s13.s diff --git a/sim/testsuite/sim/bfin/s14.s b/sim/testsuite/bfin/s14.s index 99814ee..99814ee 100644 --- a/sim/testsuite/sim/bfin/s14.s +++ b/sim/testsuite/bfin/s14.s diff --git a/sim/testsuite/sim/bfin/s15.s b/sim/testsuite/bfin/s15.s index 9c32d48..9c32d48 100644 --- a/sim/testsuite/sim/bfin/s15.s +++ b/sim/testsuite/bfin/s15.s diff --git a/sim/testsuite/sim/bfin/s16.s b/sim/testsuite/bfin/s16.s index 6741cf3..6741cf3 100644 --- a/sim/testsuite/sim/bfin/s16.s +++ b/sim/testsuite/bfin/s16.s diff --git a/sim/testsuite/sim/bfin/s17.s b/sim/testsuite/bfin/s17.s index 530a93b..530a93b 100644 --- a/sim/testsuite/sim/bfin/s17.s +++ b/sim/testsuite/bfin/s17.s diff --git a/sim/testsuite/sim/bfin/s18.s b/sim/testsuite/bfin/s18.s index 6f26cc8..6f26cc8 100644 --- a/sim/testsuite/sim/bfin/s18.s +++ b/sim/testsuite/bfin/s18.s diff --git a/sim/testsuite/sim/bfin/s19.s b/sim/testsuite/bfin/s19.s index 8e37ca2..8e37ca2 100644 --- a/sim/testsuite/sim/bfin/s19.s +++ b/sim/testsuite/bfin/s19.s diff --git a/sim/testsuite/sim/bfin/s2.s b/sim/testsuite/bfin/s2.s index 4b8ab2d..4b8ab2d 100644 --- a/sim/testsuite/sim/bfin/s2.s +++ b/sim/testsuite/bfin/s2.s diff --git a/sim/testsuite/sim/bfin/s20.s b/sim/testsuite/bfin/s20.s index 7f97d22..7f97d22 100644 --- a/sim/testsuite/sim/bfin/s20.s +++ b/sim/testsuite/bfin/s20.s diff --git a/sim/testsuite/sim/bfin/s21.s b/sim/testsuite/bfin/s21.s index b528dd9..b528dd9 100644 --- a/sim/testsuite/sim/bfin/s21.s +++ b/sim/testsuite/bfin/s21.s diff --git a/sim/testsuite/sim/bfin/s3.s b/sim/testsuite/bfin/s3.s index d3178a4..d3178a4 100644 --- a/sim/testsuite/sim/bfin/s3.s +++ b/sim/testsuite/bfin/s3.s diff --git a/sim/testsuite/sim/bfin/s30.s b/sim/testsuite/bfin/s30.s index 4ec6ef4..4ec6ef4 100644 --- a/sim/testsuite/sim/bfin/s30.s +++ b/sim/testsuite/bfin/s30.s diff --git a/sim/testsuite/sim/bfin/s4.s b/sim/testsuite/bfin/s4.s index 784c57d..784c57d 100644 --- a/sim/testsuite/sim/bfin/s4.s +++ b/sim/testsuite/bfin/s4.s diff --git a/sim/testsuite/sim/bfin/s5.s b/sim/testsuite/bfin/s5.s index 7f38cd4..7f38cd4 100644 --- a/sim/testsuite/sim/bfin/s5.s +++ b/sim/testsuite/bfin/s5.s diff --git a/sim/testsuite/sim/bfin/s6.s b/sim/testsuite/bfin/s6.s index 6fc9a2b..6fc9a2b 100644 --- a/sim/testsuite/sim/bfin/s6.s +++ b/sim/testsuite/bfin/s6.s diff --git a/sim/testsuite/sim/bfin/s7.s b/sim/testsuite/bfin/s7.s index 0cda60e..0cda60e 100644 --- a/sim/testsuite/sim/bfin/s7.s +++ b/sim/testsuite/bfin/s7.s diff --git a/sim/testsuite/sim/bfin/s8.s b/sim/testsuite/bfin/s8.s index 46d156e..46d156e 100644 --- a/sim/testsuite/sim/bfin/s8.s +++ b/sim/testsuite/bfin/s8.s diff --git a/sim/testsuite/sim/bfin/s9.s b/sim/testsuite/bfin/s9.s index 7293e3a..7293e3a 100644 --- a/sim/testsuite/sim/bfin/s9.s +++ b/sim/testsuite/bfin/s9.s diff --git a/sim/testsuite/sim/bfin/saatest.s b/sim/testsuite/bfin/saatest.s index 3957627..3957627 100644 --- a/sim/testsuite/sim/bfin/saatest.s +++ b/sim/testsuite/bfin/saatest.s diff --git a/sim/testsuite/sim/bfin/se_all16bitopcodes.S b/sim/testsuite/bfin/se_all16bitopcodes.S index 042621e..042621e 100644 --- a/sim/testsuite/sim/bfin/se_all16bitopcodes.S +++ b/sim/testsuite/bfin/se_all16bitopcodes.S diff --git a/sim/testsuite/sim/bfin/se_all32bitopcodes.S b/sim/testsuite/bfin/se_all32bitopcodes.S index 6ffe6d1..6ffe6d1 100644 --- a/sim/testsuite/sim/bfin/se_all32bitopcodes.S +++ b/sim/testsuite/bfin/se_all32bitopcodes.S diff --git a/sim/testsuite/sim/bfin/se_all32bitopcodes.lds b/sim/testsuite/bfin/se_all32bitopcodes.lds index 6f37d65..6f37d65 100644 --- a/sim/testsuite/sim/bfin/se_all32bitopcodes.lds +++ b/sim/testsuite/bfin/se_all32bitopcodes.lds diff --git a/sim/testsuite/sim/bfin/se_all64bitg0opcodes.S b/sim/testsuite/bfin/se_all64bitg0opcodes.S index 516583b..516583b 100644 --- a/sim/testsuite/sim/bfin/se_all64bitg0opcodes.S +++ b/sim/testsuite/bfin/se_all64bitg0opcodes.S diff --git a/sim/testsuite/sim/bfin/se_all64bitg1opcodes.S b/sim/testsuite/bfin/se_all64bitg1opcodes.S index aae10f0..aae10f0 100644 --- a/sim/testsuite/sim/bfin/se_all64bitg1opcodes.S +++ b/sim/testsuite/bfin/se_all64bitg1opcodes.S diff --git a/sim/testsuite/sim/bfin/se_all64bitg2opcodes.S b/sim/testsuite/bfin/se_all64bitg2opcodes.S index 99de3ac..99de3ac 100644 --- a/sim/testsuite/sim/bfin/se_all64bitg2opcodes.S +++ b/sim/testsuite/bfin/se_all64bitg2opcodes.S diff --git a/sim/testsuite/sim/bfin/se_allopcodes.h b/sim/testsuite/bfin/se_allopcodes.h index 796d5c4..796d5c4 100644 --- a/sim/testsuite/sim/bfin/se_allopcodes.h +++ b/sim/testsuite/bfin/se_allopcodes.h diff --git a/sim/testsuite/sim/bfin/se_brtarget_stall.S b/sim/testsuite/bfin/se_brtarget_stall.S index 066602b..066602b 100644 --- a/sim/testsuite/sim/bfin/se_brtarget_stall.S +++ b/sim/testsuite/bfin/se_brtarget_stall.S diff --git a/sim/testsuite/sim/bfin/se_bug_ui.S b/sim/testsuite/bfin/se_bug_ui.S index 4922d97..4922d97 100644 --- a/sim/testsuite/sim/bfin/se_bug_ui.S +++ b/sim/testsuite/bfin/se_bug_ui.S diff --git a/sim/testsuite/sim/bfin/se_bug_ui2.S b/sim/testsuite/bfin/se_bug_ui2.S index 5e0af4c..5e0af4c 100644 --- a/sim/testsuite/sim/bfin/se_bug_ui2.S +++ b/sim/testsuite/bfin/se_bug_ui2.S diff --git a/sim/testsuite/sim/bfin/se_bug_ui3.S b/sim/testsuite/bfin/se_bug_ui3.S index 3c0ff77..3c0ff77 100644 --- a/sim/testsuite/sim/bfin/se_bug_ui3.S +++ b/sim/testsuite/bfin/se_bug_ui3.S diff --git a/sim/testsuite/sim/bfin/se_cc2stat_haz.S b/sim/testsuite/bfin/se_cc2stat_haz.S index 7bb1a24..7bb1a24 100644 --- a/sim/testsuite/sim/bfin/se_cc2stat_haz.S +++ b/sim/testsuite/bfin/se_cc2stat_haz.S diff --git a/sim/testsuite/sim/bfin/se_cc_kill.S b/sim/testsuite/bfin/se_cc_kill.S index 5d0aead..5d0aead 100644 --- a/sim/testsuite/sim/bfin/se_cc_kill.S +++ b/sim/testsuite/bfin/se_cc_kill.S diff --git a/sim/testsuite/sim/bfin/se_cof.S b/sim/testsuite/bfin/se_cof.S index 4802cce..4802cce 100644 --- a/sim/testsuite/sim/bfin/se_cof.S +++ b/sim/testsuite/bfin/se_cof.S diff --git a/sim/testsuite/sim/bfin/se_event_quad.S b/sim/testsuite/bfin/se_event_quad.S index 0a1611b..0a1611b 100644 --- a/sim/testsuite/sim/bfin/se_event_quad.S +++ b/sim/testsuite/bfin/se_event_quad.S diff --git a/sim/testsuite/sim/bfin/se_excpt_dagprotviol.S b/sim/testsuite/bfin/se_excpt_dagprotviol.S index 48e496b..48e496b 100644 --- a/sim/testsuite/sim/bfin/se_excpt_dagprotviol.S +++ b/sim/testsuite/bfin/se_excpt_dagprotviol.S diff --git a/sim/testsuite/sim/bfin/se_excpt_ifprotviol.S b/sim/testsuite/bfin/se_excpt_ifprotviol.S index 50207fc..50207fc 100644 --- a/sim/testsuite/sim/bfin/se_excpt_ifprotviol.S +++ b/sim/testsuite/bfin/se_excpt_ifprotviol.S diff --git a/sim/testsuite/sim/bfin/se_excpt_ssstep.S b/sim/testsuite/bfin/se_excpt_ssstep.S index 5cb5558..5cb5558 100644 --- a/sim/testsuite/sim/bfin/se_excpt_ssstep.S +++ b/sim/testsuite/bfin/se_excpt_ssstep.S diff --git a/sim/testsuite/sim/bfin/se_illegalcombination.S b/sim/testsuite/bfin/se_illegalcombination.S index 0fe5f27..0fe5f27 100644 --- a/sim/testsuite/sim/bfin/se_illegalcombination.S +++ b/sim/testsuite/bfin/se_illegalcombination.S diff --git a/sim/testsuite/sim/bfin/se_kill_wbbr.S b/sim/testsuite/bfin/se_kill_wbbr.S index 80ec7d1..80ec7d1 100644 --- a/sim/testsuite/sim/bfin/se_kill_wbbr.S +++ b/sim/testsuite/bfin/se_kill_wbbr.S diff --git a/sim/testsuite/sim/bfin/se_kills2.S b/sim/testsuite/bfin/se_kills2.S index 73f9d28..73f9d28 100644 --- a/sim/testsuite/sim/bfin/se_kills2.S +++ b/sim/testsuite/bfin/se_kills2.S diff --git a/sim/testsuite/sim/bfin/se_loop_disable.S b/sim/testsuite/bfin/se_loop_disable.S index 3b84d8c..3b84d8c 100644 --- a/sim/testsuite/sim/bfin/se_loop_disable.S +++ b/sim/testsuite/bfin/se_loop_disable.S diff --git a/sim/testsuite/sim/bfin/se_loop_kill.S b/sim/testsuite/bfin/se_loop_kill.S index 6a2b633..6a2b633 100644 --- a/sim/testsuite/sim/bfin/se_loop_kill.S +++ b/sim/testsuite/bfin/se_loop_kill.S diff --git a/sim/testsuite/sim/bfin/se_loop_kill_01.S b/sim/testsuite/bfin/se_loop_kill_01.S index 55b6273..55b6273 100644 --- a/sim/testsuite/sim/bfin/se_loop_kill_01.S +++ b/sim/testsuite/bfin/se_loop_kill_01.S diff --git a/sim/testsuite/sim/bfin/se_loop_kill_dcr.S b/sim/testsuite/bfin/se_loop_kill_dcr.S index 13bf16a..13bf16a 100644 --- a/sim/testsuite/sim/bfin/se_loop_kill_dcr.S +++ b/sim/testsuite/bfin/se_loop_kill_dcr.S diff --git a/sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S b/sim/testsuite/bfin/se_loop_kill_dcr_01.S index 39a2e8d..39a2e8d 100644 --- a/sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S +++ b/sim/testsuite/bfin/se_loop_kill_dcr_01.S diff --git a/sim/testsuite/sim/bfin/se_loop_lr.S b/sim/testsuite/bfin/se_loop_lr.S index 71e0308..71e0308 100644 --- a/sim/testsuite/sim/bfin/se_loop_lr.S +++ b/sim/testsuite/bfin/se_loop_lr.S diff --git a/sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S b/sim/testsuite/bfin/se_loop_mv2lb_stall.S index a3b2c24..a3b2c24 100644 --- a/sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S +++ b/sim/testsuite/bfin/se_loop_mv2lb_stall.S diff --git a/sim/testsuite/sim/bfin/se_loop_mv2lc.S b/sim/testsuite/bfin/se_loop_mv2lc.S index 69adeca..69adeca 100644 --- a/sim/testsuite/sim/bfin/se_loop_mv2lc.S +++ b/sim/testsuite/bfin/se_loop_mv2lc.S diff --git a/sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S b/sim/testsuite/bfin/se_loop_mv2lc_stall.S index ecd98bf..ecd98bf 100644 --- a/sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S +++ b/sim/testsuite/bfin/se_loop_mv2lc_stall.S diff --git a/sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S b/sim/testsuite/bfin/se_loop_mv2lt_stall.S index 36d2d73..36d2d73 100644 --- a/sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S +++ b/sim/testsuite/bfin/se_loop_mv2lt_stall.S diff --git a/sim/testsuite/sim/bfin/se_loop_nest_ppm.S b/sim/testsuite/bfin/se_loop_nest_ppm.S index 81613db..81613db 100644 --- a/sim/testsuite/sim/bfin/se_loop_nest_ppm.S +++ b/sim/testsuite/bfin/se_loop_nest_ppm.S diff --git a/sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S b/sim/testsuite/bfin/se_loop_nest_ppm_1.S index 6eab92f..6eab92f 100644 --- a/sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S +++ b/sim/testsuite/bfin/se_loop_nest_ppm_1.S diff --git a/sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S b/sim/testsuite/bfin/se_loop_nest_ppm_2.S index bf842ed..bf842ed 100644 --- a/sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S +++ b/sim/testsuite/bfin/se_loop_nest_ppm_2.S diff --git a/sim/testsuite/sim/bfin/se_loop_ppm.S b/sim/testsuite/bfin/se_loop_ppm.S index b551baf..b551baf 100644 --- a/sim/testsuite/sim/bfin/se_loop_ppm.S +++ b/sim/testsuite/bfin/se_loop_ppm.S diff --git a/sim/testsuite/sim/bfin/se_loop_ppm_1.S b/sim/testsuite/bfin/se_loop_ppm_1.S index db8e2ca..db8e2ca 100644 --- a/sim/testsuite/sim/bfin/se_loop_ppm_1.S +++ b/sim/testsuite/bfin/se_loop_ppm_1.S diff --git a/sim/testsuite/sim/bfin/se_loop_ppm_int.S b/sim/testsuite/bfin/se_loop_ppm_int.S index eed16b4..eed16b4 100644 --- a/sim/testsuite/sim/bfin/se_loop_ppm_int.S +++ b/sim/testsuite/bfin/se_loop_ppm_int.S diff --git a/sim/testsuite/sim/bfin/se_lsetup_kill.S b/sim/testsuite/bfin/se_lsetup_kill.S index 65d3441..65d3441 100644 --- a/sim/testsuite/sim/bfin/se_lsetup_kill.S +++ b/sim/testsuite/bfin/se_lsetup_kill.S diff --git a/sim/testsuite/sim/bfin/se_misaligned_fetch.S b/sim/testsuite/bfin/se_misaligned_fetch.S index 2249243..2249243 100644 --- a/sim/testsuite/sim/bfin/se_misaligned_fetch.S +++ b/sim/testsuite/bfin/se_misaligned_fetch.S diff --git a/sim/testsuite/sim/bfin/se_more_ret_haz.S b/sim/testsuite/bfin/se_more_ret_haz.S index c25ddca..c25ddca 100644 --- a/sim/testsuite/sim/bfin/se_more_ret_haz.S +++ b/sim/testsuite/bfin/se_more_ret_haz.S diff --git a/sim/testsuite/sim/bfin/se_mv2lp.S b/sim/testsuite/bfin/se_mv2lp.S index 09feafc..09feafc 100644 --- a/sim/testsuite/sim/bfin/se_mv2lp.S +++ b/sim/testsuite/bfin/se_mv2lp.S diff --git a/sim/testsuite/sim/bfin/se_oneins_zoff.S b/sim/testsuite/bfin/se_oneins_zoff.S index 79259fc..79259fc 100644 --- a/sim/testsuite/sim/bfin/se_oneins_zoff.S +++ b/sim/testsuite/bfin/se_oneins_zoff.S diff --git a/sim/testsuite/sim/bfin/se_popkill.S b/sim/testsuite/bfin/se_popkill.S index 550db19..550db19 100644 --- a/sim/testsuite/sim/bfin/se_popkill.S +++ b/sim/testsuite/bfin/se_popkill.S diff --git a/sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S b/sim/testsuite/bfin/se_regmv_usp_sysreg.S index 9d776ac..9d776ac 100644 --- a/sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S +++ b/sim/testsuite/bfin/se_regmv_usp_sysreg.S diff --git a/sim/testsuite/sim/bfin/se_rets_hazard.s b/sim/testsuite/bfin/se_rets_hazard.s index 7406e87..7406e87 100644 --- a/sim/testsuite/sim/bfin/se_rets_hazard.s +++ b/sim/testsuite/bfin/se_rets_hazard.s diff --git a/sim/testsuite/sim/bfin/se_rts_rti.S b/sim/testsuite/bfin/se_rts_rti.S index 8767d67..8767d67 100644 --- a/sim/testsuite/sim/bfin/se_rts_rti.S +++ b/sim/testsuite/bfin/se_rts_rti.S diff --git a/sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S b/sim/testsuite/bfin/se_ssstep_dagprotviol.S index bd4daf3..bd4daf3 100644 --- a/sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S +++ b/sim/testsuite/bfin/se_ssstep_dagprotviol.S diff --git a/sim/testsuite/sim/bfin/se_ssync.S b/sim/testsuite/bfin/se_ssync.S index e59f2f5..e59f2f5 100644 --- a/sim/testsuite/sim/bfin/se_ssync.S +++ b/sim/testsuite/bfin/se_ssync.S diff --git a/sim/testsuite/sim/bfin/se_stall_if2.S b/sim/testsuite/bfin/se_stall_if2.S index a6c939f..a6c939f 100644 --- a/sim/testsuite/sim/bfin/se_stall_if2.S +++ b/sim/testsuite/bfin/se_stall_if2.S diff --git a/sim/testsuite/sim/bfin/se_undefinedinstruction1.S b/sim/testsuite/bfin/se_undefinedinstruction1.S index 5337a74..5337a74 100644 --- a/sim/testsuite/sim/bfin/se_undefinedinstruction1.S +++ b/sim/testsuite/bfin/se_undefinedinstruction1.S diff --git a/sim/testsuite/sim/bfin/se_undefinedinstruction2.S b/sim/testsuite/bfin/se_undefinedinstruction2.S index d21e375..d21e375 100644 --- a/sim/testsuite/sim/bfin/se_undefinedinstruction2.S +++ b/sim/testsuite/bfin/se_undefinedinstruction2.S diff --git a/sim/testsuite/sim/bfin/se_undefinedinstruction3.S b/sim/testsuite/bfin/se_undefinedinstruction3.S index 0acfb88..0acfb88 100644 --- a/sim/testsuite/sim/bfin/se_undefinedinstruction3.S +++ b/sim/testsuite/bfin/se_undefinedinstruction3.S diff --git a/sim/testsuite/sim/bfin/se_undefinedinstruction4.S b/sim/testsuite/bfin/se_undefinedinstruction4.S index b212c37..b212c37 100644 --- a/sim/testsuite/sim/bfin/se_undefinedinstruction4.S +++ b/sim/testsuite/bfin/se_undefinedinstruction4.S diff --git a/sim/testsuite/sim/bfin/se_usermode_protviol.S b/sim/testsuite/bfin/se_usermode_protviol.S index 5e8a4cc..5e8a4cc 100644 --- a/sim/testsuite/sim/bfin/se_usermode_protviol.S +++ b/sim/testsuite/bfin/se_usermode_protviol.S diff --git a/sim/testsuite/sim/bfin/seqstat.s b/sim/testsuite/bfin/seqstat.s index 45fad2c..45fad2c 100644 --- a/sim/testsuite/sim/bfin/seqstat.s +++ b/sim/testsuite/bfin/seqstat.s diff --git a/sim/testsuite/sim/bfin/sign.s b/sim/testsuite/bfin/sign.s index 072263e..072263e 100644 --- a/sim/testsuite/sim/bfin/sign.s +++ b/sim/testsuite/bfin/sign.s diff --git a/sim/testsuite/sim/bfin/simple0.s b/sim/testsuite/bfin/simple0.s index 956ce11..956ce11 100644 --- a/sim/testsuite/sim/bfin/simple0.s +++ b/sim/testsuite/bfin/simple0.s diff --git a/sim/testsuite/sim/bfin/sri.s b/sim/testsuite/bfin/sri.s index 9f90abf..9f90abf 100644 --- a/sim/testsuite/sim/bfin/sri.s +++ b/sim/testsuite/bfin/sri.s diff --git a/sim/testsuite/sim/bfin/stk.s b/sim/testsuite/bfin/stk.s index 451a11e..451a11e 100644 --- a/sim/testsuite/sim/bfin/stk.s +++ b/sim/testsuite/bfin/stk.s diff --git a/sim/testsuite/sim/bfin/stk2.s b/sim/testsuite/bfin/stk2.s index d5cb975..d5cb975 100644 --- a/sim/testsuite/sim/bfin/stk2.s +++ b/sim/testsuite/bfin/stk2.s diff --git a/sim/testsuite/sim/bfin/stk3.s b/sim/testsuite/bfin/stk3.s index 131f8c5..131f8c5 100644 --- a/sim/testsuite/sim/bfin/stk3.s +++ b/sim/testsuite/bfin/stk3.s diff --git a/sim/testsuite/sim/bfin/stk4.s b/sim/testsuite/bfin/stk4.s index 797aa78..797aa78 100644 --- a/sim/testsuite/sim/bfin/stk4.s +++ b/sim/testsuite/bfin/stk4.s diff --git a/sim/testsuite/sim/bfin/stk5.s b/sim/testsuite/bfin/stk5.s index e3a8fca..e3a8fca 100644 --- a/sim/testsuite/sim/bfin/stk5.s +++ b/sim/testsuite/bfin/stk5.s diff --git a/sim/testsuite/sim/bfin/stk6.s b/sim/testsuite/bfin/stk6.s index 89a5e60..89a5e60 100644 --- a/sim/testsuite/sim/bfin/stk6.s +++ b/sim/testsuite/bfin/stk6.s diff --git a/sim/testsuite/sim/bfin/syscfg.s b/sim/testsuite/bfin/syscfg.s index 05ebeec..05ebeec 100644 --- a/sim/testsuite/sim/bfin/syscfg.s +++ b/sim/testsuite/bfin/syscfg.s diff --git a/sim/testsuite/sim/bfin/tar10622.s b/sim/testsuite/bfin/tar10622.s index c3c0a37..c3c0a37 100644 --- a/sim/testsuite/sim/bfin/tar10622.s +++ b/sim/testsuite/bfin/tar10622.s diff --git a/sim/testsuite/sim/bfin/test-dma.h b/sim/testsuite/bfin/test-dma.h index 2227ff6..2227ff6 100644 --- a/sim/testsuite/sim/bfin/test-dma.h +++ b/sim/testsuite/bfin/test-dma.h diff --git a/sim/testsuite/sim/bfin/test.h b/sim/testsuite/bfin/test.h index 38788f8..38788f8 100644 --- a/sim/testsuite/sim/bfin/test.h +++ b/sim/testsuite/bfin/test.h diff --git a/sim/testsuite/sim/bfin/testset.s b/sim/testsuite/bfin/testset.s index 57eaa5c..57eaa5c 100644 --- a/sim/testsuite/sim/bfin/testset.s +++ b/sim/testsuite/bfin/testset.s diff --git a/sim/testsuite/sim/bfin/testset2.s b/sim/testsuite/bfin/testset2.s index 66b50be..66b50be 100644 --- a/sim/testsuite/sim/bfin/testset2.s +++ b/sim/testsuite/bfin/testset2.s diff --git a/sim/testsuite/sim/bfin/testutils.inc b/sim/testsuite/bfin/testutils.inc index 991d167..991d167 100644 --- a/sim/testsuite/sim/bfin/testutils.inc +++ b/sim/testsuite/bfin/testutils.inc diff --git a/sim/testsuite/sim/bfin/unlink.S b/sim/testsuite/bfin/unlink.S index 978d39e..978d39e 100644 --- a/sim/testsuite/sim/bfin/unlink.S +++ b/sim/testsuite/bfin/unlink.S diff --git a/sim/testsuite/sim/bfin/up0.s b/sim/testsuite/bfin/up0.s index ed705b8..ed705b8 100644 --- a/sim/testsuite/sim/bfin/up0.s +++ b/sim/testsuite/bfin/up0.s diff --git a/sim/testsuite/sim/bfin/usp.S b/sim/testsuite/bfin/usp.S index e77ff52..e77ff52 100644 --- a/sim/testsuite/sim/bfin/usp.S +++ b/sim/testsuite/bfin/usp.S diff --git a/sim/testsuite/sim/bfin/vec-abs-2.S b/sim/testsuite/bfin/vec-abs-2.S index d171e83..d171e83 100644 --- a/sim/testsuite/sim/bfin/vec-abs-2.S +++ b/sim/testsuite/bfin/vec-abs-2.S diff --git a/sim/testsuite/sim/bfin/vec-abs-3.S b/sim/testsuite/bfin/vec-abs-3.S index bf003a1..bf003a1 100644 --- a/sim/testsuite/sim/bfin/vec-abs-3.S +++ b/sim/testsuite/bfin/vec-abs-3.S diff --git a/sim/testsuite/sim/bfin/vec-abs.S b/sim/testsuite/bfin/vec-abs.S index 97ec84f..97ec84f 100644 --- a/sim/testsuite/sim/bfin/vec-abs.S +++ b/sim/testsuite/bfin/vec-abs.S diff --git a/sim/testsuite/sim/bfin/vec-neg-2.S b/sim/testsuite/bfin/vec-neg-2.S index 9ea15ec..9ea15ec 100644 --- a/sim/testsuite/sim/bfin/vec-neg-2.S +++ b/sim/testsuite/bfin/vec-neg-2.S diff --git a/sim/testsuite/sim/bfin/vec-neg-3.S b/sim/testsuite/bfin/vec-neg-3.S index d748213..d748213 100644 --- a/sim/testsuite/sim/bfin/vec-neg-3.S +++ b/sim/testsuite/bfin/vec-neg-3.S diff --git a/sim/testsuite/sim/bfin/vec-neg.S b/sim/testsuite/bfin/vec-neg.S index 1b9b076..1b9b076 100644 --- a/sim/testsuite/sim/bfin/vec-neg.S +++ b/sim/testsuite/bfin/vec-neg.S diff --git a/sim/testsuite/sim/bfin/vecadd.s b/sim/testsuite/bfin/vecadd.s index 7e568ec..7e568ec 100644 --- a/sim/testsuite/sim/bfin/vecadd.s +++ b/sim/testsuite/bfin/vecadd.s diff --git a/sim/testsuite/sim/bfin/vit_max.s b/sim/testsuite/bfin/vit_max.s index 35eaa41..35eaa41 100644 --- a/sim/testsuite/sim/bfin/vit_max.s +++ b/sim/testsuite/bfin/vit_max.s diff --git a/sim/testsuite/sim/bfin/vit_max2.s b/sim/testsuite/bfin/vit_max2.s index b7c6a0e..b7c6a0e 100644 --- a/sim/testsuite/sim/bfin/vit_max2.s +++ b/sim/testsuite/bfin/vit_max2.s diff --git a/sim/testsuite/sim/bfin/viterbi2.s b/sim/testsuite/bfin/viterbi2.s index 6fb9ad0..6fb9ad0 100644 --- a/sim/testsuite/sim/bfin/viterbi2.s +++ b/sim/testsuite/bfin/viterbi2.s diff --git a/sim/testsuite/sim/bfin/wtf.s b/sim/testsuite/bfin/wtf.s index 2ec8507..2ec8507 100644 --- a/sim/testsuite/sim/bfin/wtf.s +++ b/sim/testsuite/bfin/wtf.s diff --git a/sim/testsuite/sim/bfin/x1.s b/sim/testsuite/bfin/x1.s index 7ef1496..7ef1496 100644 --- a/sim/testsuite/sim/bfin/x1.s +++ b/sim/testsuite/bfin/x1.s diff --git a/sim/testsuite/sim/bfin/zcall.s b/sim/testsuite/bfin/zcall.s index bdb82c7..bdb82c7 100644 --- a/sim/testsuite/sim/bfin/zcall.s +++ b/sim/testsuite/bfin/zcall.s diff --git a/sim/testsuite/sim/bfin/zeroflagrnd.s b/sim/testsuite/bfin/zeroflagrnd.s index 1425c07..1425c07 100644 --- a/sim/testsuite/sim/bfin/zeroflagrnd.s +++ b/sim/testsuite/bfin/zeroflagrnd.s diff --git a/sim/testsuite/sim/bpf/ChangeLog b/sim/testsuite/bpf/ChangeLog index 17dd79b..17dd79b 100644 --- a/sim/testsuite/sim/bpf/ChangeLog +++ b/sim/testsuite/bpf/ChangeLog diff --git a/sim/testsuite/sim/bpf/allinsn.exp b/sim/testsuite/bpf/allinsn.exp index 2cca770..2cca770 100644 --- a/sim/testsuite/sim/bpf/allinsn.exp +++ b/sim/testsuite/bpf/allinsn.exp diff --git a/sim/testsuite/sim/bpf/alu.s b/sim/testsuite/bpf/alu.s index 4dc37b1..4dc37b1 100644 --- a/sim/testsuite/sim/bpf/alu.s +++ b/sim/testsuite/bpf/alu.s diff --git a/sim/testsuite/sim/bpf/alu32.s b/sim/testsuite/bpf/alu32.s index e8d5062..e8d5062 100644 --- a/sim/testsuite/sim/bpf/alu32.s +++ b/sim/testsuite/bpf/alu32.s diff --git a/sim/testsuite/sim/bpf/endbe.s b/sim/testsuite/bpf/endbe.s index 2f662ae..2f662ae 100644 --- a/sim/testsuite/sim/bpf/endbe.s +++ b/sim/testsuite/bpf/endbe.s diff --git a/sim/testsuite/sim/bpf/endle.s b/sim/testsuite/bpf/endle.s index d8f5ceb..d8f5ceb 100644 --- a/sim/testsuite/sim/bpf/endle.s +++ b/sim/testsuite/bpf/endle.s diff --git a/sim/testsuite/sim/bpf/jmp.s b/sim/testsuite/bpf/jmp.s index 5ab5de0..5ab5de0 100644 --- a/sim/testsuite/sim/bpf/jmp.s +++ b/sim/testsuite/bpf/jmp.s diff --git a/sim/testsuite/sim/bpf/jmp32.s b/sim/testsuite/bpf/jmp32.s index a6074cd..a6074cd 100644 --- a/sim/testsuite/sim/bpf/jmp32.s +++ b/sim/testsuite/bpf/jmp32.s diff --git a/sim/testsuite/sim/bpf/ldabs.s b/sim/testsuite/bpf/ldabs.s index ae777f1..ae777f1 100644 --- a/sim/testsuite/sim/bpf/ldabs.s +++ b/sim/testsuite/bpf/ldabs.s diff --git a/sim/testsuite/sim/bpf/mem.s b/sim/testsuite/bpf/mem.s index f9c6a19..f9c6a19 100644 --- a/sim/testsuite/sim/bpf/mem.s +++ b/sim/testsuite/bpf/mem.s diff --git a/sim/testsuite/sim/bpf/mov.s b/sim/testsuite/bpf/mov.s index 6665450..6665450 100644 --- a/sim/testsuite/sim/bpf/mov.s +++ b/sim/testsuite/bpf/mov.s diff --git a/sim/testsuite/sim/bpf/testutils.inc b/sim/testsuite/bpf/testutils.inc index d3d6b17..d3d6b17 100644 --- a/sim/testsuite/sim/bpf/testutils.inc +++ b/sim/testsuite/bpf/testutils.inc diff --git a/sim/testsuite/sim/bpf/xadd.s b/sim/testsuite/bpf/xadd.s index be60714..be60714 100644 --- a/sim/testsuite/sim/bpf/xadd.s +++ b/sim/testsuite/bpf/xadd.s diff --git a/sim/testsuite/sim/cr16/ChangeLog b/sim/testsuite/cr16/ChangeLog index 4cb008b..4cb008b 100644 --- a/sim/testsuite/sim/cr16/ChangeLog +++ b/sim/testsuite/cr16/ChangeLog diff --git a/sim/testsuite/sim/cr16/addb.cgs b/sim/testsuite/cr16/addb.cgs index 272804a..272804a 100644 --- a/sim/testsuite/sim/cr16/addb.cgs +++ b/sim/testsuite/cr16/addb.cgs diff --git a/sim/testsuite/sim/cr16/addd.cgs b/sim/testsuite/cr16/addd.cgs index c13164d..c13164d 100644 --- a/sim/testsuite/sim/cr16/addd.cgs +++ b/sim/testsuite/cr16/addd.cgs diff --git a/sim/testsuite/sim/cr16/addi.cgs b/sim/testsuite/cr16/addi.cgs index dae8941..dae8941 100644 --- a/sim/testsuite/sim/cr16/addi.cgs +++ b/sim/testsuite/cr16/addi.cgs diff --git a/sim/testsuite/sim/cr16/addw.cgs b/sim/testsuite/cr16/addw.cgs index 866349c..866349c 100644 --- a/sim/testsuite/sim/cr16/addw.cgs +++ b/sim/testsuite/cr16/addw.cgs diff --git a/sim/testsuite/sim/cr16/allinsn.exp b/sim/testsuite/cr16/allinsn.exp index 852a673..852a673 100644 --- a/sim/testsuite/sim/cr16/allinsn.exp +++ b/sim/testsuite/cr16/allinsn.exp diff --git a/sim/testsuite/sim/cr16/andb.cgs b/sim/testsuite/cr16/andb.cgs index bc201ad..bc201ad 100644 --- a/sim/testsuite/sim/cr16/andb.cgs +++ b/sim/testsuite/cr16/andb.cgs diff --git a/sim/testsuite/sim/cr16/andd.cgs b/sim/testsuite/cr16/andd.cgs index 8e72bae..8e72bae 100644 --- a/sim/testsuite/sim/cr16/andd.cgs +++ b/sim/testsuite/cr16/andd.cgs diff --git a/sim/testsuite/sim/cr16/andw.cgs b/sim/testsuite/cr16/andw.cgs index d2d634a..d2d634a 100644 --- a/sim/testsuite/sim/cr16/andw.cgs +++ b/sim/testsuite/cr16/andw.cgs diff --git a/sim/testsuite/sim/cr16/ashub.cgs b/sim/testsuite/cr16/ashub.cgs index ef3e94e..ef3e94e 100644 --- a/sim/testsuite/sim/cr16/ashub.cgs +++ b/sim/testsuite/cr16/ashub.cgs diff --git a/sim/testsuite/sim/cr16/ashub_i.cgs b/sim/testsuite/cr16/ashub_i.cgs index b4765a4..b4765a4 100644 --- a/sim/testsuite/sim/cr16/ashub_i.cgs +++ b/sim/testsuite/cr16/ashub_i.cgs diff --git a/sim/testsuite/sim/cr16/ashud.cgs b/sim/testsuite/cr16/ashud.cgs index c9511da..c9511da 100644 --- a/sim/testsuite/sim/cr16/ashud.cgs +++ b/sim/testsuite/cr16/ashud.cgs diff --git a/sim/testsuite/sim/cr16/ashud_i.cgs b/sim/testsuite/cr16/ashud_i.cgs index 3beb4e3..3beb4e3 100644 --- a/sim/testsuite/sim/cr16/ashud_i.cgs +++ b/sim/testsuite/cr16/ashud_i.cgs diff --git a/sim/testsuite/sim/cr16/ashuw.cgs b/sim/testsuite/cr16/ashuw.cgs index 8f52e35..8f52e35 100644 --- a/sim/testsuite/sim/cr16/ashuw.cgs +++ b/sim/testsuite/cr16/ashuw.cgs diff --git a/sim/testsuite/sim/cr16/ashuw_i.cgs b/sim/testsuite/cr16/ashuw_i.cgs index 9925914..9925914 100644 --- a/sim/testsuite/sim/cr16/ashuw_i.cgs +++ b/sim/testsuite/cr16/ashuw_i.cgs diff --git a/sim/testsuite/sim/cr16/bal1_24.cgs b/sim/testsuite/cr16/bal1_24.cgs index a174b31..a174b31 100644 --- a/sim/testsuite/sim/cr16/bal1_24.cgs +++ b/sim/testsuite/cr16/bal1_24.cgs diff --git a/sim/testsuite/sim/cr16/bal2_24.cgs b/sim/testsuite/cr16/bal2_24.cgs index 37cda7f..37cda7f 100644 --- a/sim/testsuite/sim/cr16/bal2_24.cgs +++ b/sim/testsuite/cr16/bal2_24.cgs diff --git a/sim/testsuite/sim/cr16/bcc.cgs b/sim/testsuite/cr16/bcc.cgs index b0bee2b..b0bee2b 100644 --- a/sim/testsuite/sim/cr16/bcc.cgs +++ b/sim/testsuite/cr16/bcc.cgs diff --git a/sim/testsuite/sim/cr16/bcs.cgs b/sim/testsuite/cr16/bcs.cgs index 0ba14b1..0ba14b1 100644 --- a/sim/testsuite/sim/cr16/bcs.cgs +++ b/sim/testsuite/cr16/bcs.cgs diff --git a/sim/testsuite/sim/cr16/beq.cgs b/sim/testsuite/cr16/beq.cgs index 35ece27..35ece27 100644 --- a/sim/testsuite/sim/cr16/beq.cgs +++ b/sim/testsuite/cr16/beq.cgs diff --git a/sim/testsuite/sim/cr16/beq0b.cgs b/sim/testsuite/cr16/beq0b.cgs index af6a26b..af6a26b 100644 --- a/sim/testsuite/sim/cr16/beq0b.cgs +++ b/sim/testsuite/cr16/beq0b.cgs diff --git a/sim/testsuite/sim/cr16/beq0w.cgs b/sim/testsuite/cr16/beq0w.cgs index b3805ac..b3805ac 100644 --- a/sim/testsuite/sim/cr16/beq0w.cgs +++ b/sim/testsuite/cr16/beq0w.cgs diff --git a/sim/testsuite/sim/cr16/bge.cgs b/sim/testsuite/cr16/bge.cgs index bb705e7..bb705e7 100644 --- a/sim/testsuite/sim/cr16/bge.cgs +++ b/sim/testsuite/cr16/bge.cgs diff --git a/sim/testsuite/sim/cr16/bgt.cgs b/sim/testsuite/cr16/bgt.cgs index bb705e7..bb705e7 100644 --- a/sim/testsuite/sim/cr16/bgt.cgs +++ b/sim/testsuite/cr16/bgt.cgs diff --git a/sim/testsuite/sim/cr16/bhi.cgs b/sim/testsuite/cr16/bhi.cgs index 9a88af7..9a88af7 100644 --- a/sim/testsuite/sim/cr16/bhi.cgs +++ b/sim/testsuite/cr16/bhi.cgs diff --git a/sim/testsuite/sim/cr16/bhs.cgs b/sim/testsuite/cr16/bhs.cgs index 97dcc55..97dcc55 100644 --- a/sim/testsuite/sim/cr16/bhs.cgs +++ b/sim/testsuite/cr16/bhs.cgs diff --git a/sim/testsuite/sim/cr16/bht.cgs b/sim/testsuite/cr16/bht.cgs index 39912e2..39912e2 100644 --- a/sim/testsuite/sim/cr16/bht.cgs +++ b/sim/testsuite/cr16/bht.cgs diff --git a/sim/testsuite/sim/cr16/blo.cgs b/sim/testsuite/cr16/blo.cgs index 39912e2..39912e2 100644 --- a/sim/testsuite/sim/cr16/blo.cgs +++ b/sim/testsuite/cr16/blo.cgs diff --git a/sim/testsuite/sim/cr16/bls.cgs b/sim/testsuite/cr16/bls.cgs index f394570..f394570 100644 --- a/sim/testsuite/sim/cr16/bls.cgs +++ b/sim/testsuite/cr16/bls.cgs diff --git a/sim/testsuite/sim/cr16/blt.cgs b/sim/testsuite/cr16/blt.cgs index 39912e2..39912e2 100644 --- a/sim/testsuite/sim/cr16/blt.cgs +++ b/sim/testsuite/cr16/blt.cgs diff --git a/sim/testsuite/sim/cr16/bne.cgs b/sim/testsuite/cr16/bne.cgs index 3740f24..3740f24 100644 --- a/sim/testsuite/sim/cr16/bne.cgs +++ b/sim/testsuite/cr16/bne.cgs diff --git a/sim/testsuite/sim/cr16/bne0b.cgs b/sim/testsuite/cr16/bne0b.cgs index 63f3cad..63f3cad 100644 --- a/sim/testsuite/sim/cr16/bne0b.cgs +++ b/sim/testsuite/cr16/bne0b.cgs diff --git a/sim/testsuite/sim/cr16/bne0w.cgs b/sim/testsuite/cr16/bne0w.cgs index f45e399..f45e399 100644 --- a/sim/testsuite/sim/cr16/bne0w.cgs +++ b/sim/testsuite/cr16/bne0w.cgs diff --git a/sim/testsuite/sim/cr16/br.cgs b/sim/testsuite/cr16/br.cgs index f7ba86d..f7ba86d 100644 --- a/sim/testsuite/sim/cr16/br.cgs +++ b/sim/testsuite/cr16/br.cgs diff --git a/sim/testsuite/sim/cr16/cbitb.cgs b/sim/testsuite/cr16/cbitb.cgs index 473fd71..473fd71 100644 --- a/sim/testsuite/sim/cr16/cbitb.cgs +++ b/sim/testsuite/cr16/cbitb.cgs diff --git a/sim/testsuite/sim/cr16/cbitw.cgs b/sim/testsuite/cr16/cbitw.cgs index a97698c..a97698c 100644 --- a/sim/testsuite/sim/cr16/cbitw.cgs +++ b/sim/testsuite/cr16/cbitw.cgs diff --git a/sim/testsuite/sim/cr16/cmpb.cgs b/sim/testsuite/cr16/cmpb.cgs index 50984bf..50984bf 100644 --- a/sim/testsuite/sim/cr16/cmpb.cgs +++ b/sim/testsuite/cr16/cmpb.cgs diff --git a/sim/testsuite/sim/cr16/cmpb_i.cgs b/sim/testsuite/cr16/cmpb_i.cgs index 591abe9..591abe9 100644 --- a/sim/testsuite/sim/cr16/cmpb_i.cgs +++ b/sim/testsuite/cr16/cmpb_i.cgs diff --git a/sim/testsuite/sim/cr16/cmpd.cgs b/sim/testsuite/cr16/cmpd.cgs index cc9e55d..cc9e55d 100644 --- a/sim/testsuite/sim/cr16/cmpd.cgs +++ b/sim/testsuite/cr16/cmpd.cgs diff --git a/sim/testsuite/sim/cr16/cmpd_i.cgs b/sim/testsuite/cr16/cmpd_i.cgs index ad6018a..ad6018a 100644 --- a/sim/testsuite/sim/cr16/cmpd_i.cgs +++ b/sim/testsuite/cr16/cmpd_i.cgs diff --git a/sim/testsuite/sim/cr16/cmpi.cgs b/sim/testsuite/cr16/cmpi.cgs index cff17e8..cff17e8 100644 --- a/sim/testsuite/sim/cr16/cmpi.cgs +++ b/sim/testsuite/cr16/cmpi.cgs diff --git a/sim/testsuite/sim/cr16/cmpw.cgs b/sim/testsuite/cr16/cmpw.cgs index 9d333fb..9d333fb 100644 --- a/sim/testsuite/sim/cr16/cmpw.cgs +++ b/sim/testsuite/cr16/cmpw.cgs diff --git a/sim/testsuite/sim/cr16/cmpw_i.cgs b/sim/testsuite/cr16/cmpw_i.cgs index 31f701c..31f701c 100644 --- a/sim/testsuite/sim/cr16/cmpw_i.cgs +++ b/sim/testsuite/cr16/cmpw_i.cgs diff --git a/sim/testsuite/sim/cr16/excp.cgs b/sim/testsuite/cr16/excp.cgs index 82d445a..82d445a 100644 --- a/sim/testsuite/sim/cr16/excp.cgs +++ b/sim/testsuite/cr16/excp.cgs diff --git a/sim/testsuite/sim/cr16/hello.ms b/sim/testsuite/cr16/hello.ms index ab6c482..ab6c482 100644 --- a/sim/testsuite/sim/cr16/hello.ms +++ b/sim/testsuite/cr16/hello.ms diff --git a/sim/testsuite/sim/cr16/hw-trap.ms b/sim/testsuite/cr16/hw-trap.ms index 8c8c185..8c8c185 100644 --- a/sim/testsuite/sim/cr16/hw-trap.ms +++ b/sim/testsuite/cr16/hw-trap.ms diff --git a/sim/testsuite/sim/cr16/jal.cgs b/sim/testsuite/cr16/jal.cgs index 106c864..106c864 100644 --- a/sim/testsuite/sim/cr16/jal.cgs +++ b/sim/testsuite/cr16/jal.cgs diff --git a/sim/testsuite/sim/cr16/jcc.cgs b/sim/testsuite/cr16/jcc.cgs index 84db77a..84db77a 100644 --- a/sim/testsuite/sim/cr16/jcc.cgs +++ b/sim/testsuite/cr16/jcc.cgs diff --git a/sim/testsuite/sim/cr16/jcs.cgs b/sim/testsuite/cr16/jcs.cgs index 91d40a3..91d40a3 100644 --- a/sim/testsuite/sim/cr16/jcs.cgs +++ b/sim/testsuite/cr16/jcs.cgs diff --git a/sim/testsuite/sim/cr16/jeq.cgs b/sim/testsuite/cr16/jeq.cgs index 824828d..824828d 100644 --- a/sim/testsuite/sim/cr16/jeq.cgs +++ b/sim/testsuite/cr16/jeq.cgs diff --git a/sim/testsuite/sim/cr16/jfc.cgs b/sim/testsuite/cr16/jfc.cgs index 0bf1c29..0bf1c29 100644 --- a/sim/testsuite/sim/cr16/jfc.cgs +++ b/sim/testsuite/cr16/jfc.cgs diff --git a/sim/testsuite/sim/cr16/jfs.cgs b/sim/testsuite/cr16/jfs.cgs index c14f565..c14f565 100644 --- a/sim/testsuite/sim/cr16/jfs.cgs +++ b/sim/testsuite/cr16/jfs.cgs diff --git a/sim/testsuite/sim/cr16/jge.cgs b/sim/testsuite/cr16/jge.cgs index 685ba4c..685ba4c 100644 --- a/sim/testsuite/sim/cr16/jge.cgs +++ b/sim/testsuite/cr16/jge.cgs diff --git a/sim/testsuite/sim/cr16/jgt.cgs b/sim/testsuite/cr16/jgt.cgs index e1bed75..e1bed75 100644 --- a/sim/testsuite/sim/cr16/jgt.cgs +++ b/sim/testsuite/cr16/jgt.cgs diff --git a/sim/testsuite/sim/cr16/jhi.cgs b/sim/testsuite/cr16/jhi.cgs index 0959d1d..0959d1d 100644 --- a/sim/testsuite/sim/cr16/jhi.cgs +++ b/sim/testsuite/cr16/jhi.cgs diff --git a/sim/testsuite/sim/cr16/jhs.cgs b/sim/testsuite/cr16/jhs.cgs index 80a3944..80a3944 100644 --- a/sim/testsuite/sim/cr16/jhs.cgs +++ b/sim/testsuite/cr16/jhs.cgs diff --git a/sim/testsuite/sim/cr16/jlo.cgs b/sim/testsuite/cr16/jlo.cgs index cf00e3e..cf00e3e 100644 --- a/sim/testsuite/sim/cr16/jlo.cgs +++ b/sim/testsuite/cr16/jlo.cgs diff --git a/sim/testsuite/sim/cr16/jls.cgs b/sim/testsuite/cr16/jls.cgs index be50f74..be50f74 100644 --- a/sim/testsuite/sim/cr16/jls.cgs +++ b/sim/testsuite/cr16/jls.cgs diff --git a/sim/testsuite/sim/cr16/jlt.cgs b/sim/testsuite/cr16/jlt.cgs index ca93cf1..ca93cf1 100644 --- a/sim/testsuite/sim/cr16/jlt.cgs +++ b/sim/testsuite/cr16/jlt.cgs diff --git a/sim/testsuite/sim/cr16/jne.cgs b/sim/testsuite/cr16/jne.cgs index fb86889..fb86889 100644 --- a/sim/testsuite/sim/cr16/jne.cgs +++ b/sim/testsuite/cr16/jne.cgs diff --git a/sim/testsuite/sim/cr16/jump.cgs b/sim/testsuite/cr16/jump.cgs index df20c15..df20c15 100644 --- a/sim/testsuite/sim/cr16/jump.cgs +++ b/sim/testsuite/cr16/jump.cgs diff --git a/sim/testsuite/sim/cr16/loadb.cgs b/sim/testsuite/cr16/loadb.cgs index c591ec9..c591ec9 100644 --- a/sim/testsuite/sim/cr16/loadb.cgs +++ b/sim/testsuite/cr16/loadb.cgs diff --git a/sim/testsuite/sim/cr16/loadd.cgs b/sim/testsuite/cr16/loadd.cgs index b6a851d..b6a851d 100644 --- a/sim/testsuite/sim/cr16/loadd.cgs +++ b/sim/testsuite/cr16/loadd.cgs diff --git a/sim/testsuite/sim/cr16/loadm.cgs b/sim/testsuite/cr16/loadm.cgs index 8bd6d11..8bd6d11 100644 --- a/sim/testsuite/sim/cr16/loadm.cgs +++ b/sim/testsuite/cr16/loadm.cgs diff --git a/sim/testsuite/sim/cr16/loadmp.cgs b/sim/testsuite/cr16/loadmp.cgs index 6003c3f..6003c3f 100644 --- a/sim/testsuite/sim/cr16/loadmp.cgs +++ b/sim/testsuite/cr16/loadmp.cgs diff --git a/sim/testsuite/sim/cr16/loadw.cgs b/sim/testsuite/cr16/loadw.cgs index 8faf616..8faf616 100644 --- a/sim/testsuite/sim/cr16/loadw.cgs +++ b/sim/testsuite/cr16/loadw.cgs diff --git a/sim/testsuite/sim/cr16/lpr-spr.cgs b/sim/testsuite/cr16/lpr-spr.cgs index c2679ea..c2679ea 100644 --- a/sim/testsuite/sim/cr16/lpr-spr.cgs +++ b/sim/testsuite/cr16/lpr-spr.cgs diff --git a/sim/testsuite/sim/cr16/lprd-sprd.cgs b/sim/testsuite/cr16/lprd-sprd.cgs index 3df8de3..3df8de3 100644 --- a/sim/testsuite/sim/cr16/lprd-sprd.cgs +++ b/sim/testsuite/cr16/lprd-sprd.cgs diff --git a/sim/testsuite/sim/cr16/lshb.cgs b/sim/testsuite/cr16/lshb.cgs index 59ddbba..59ddbba 100644 --- a/sim/testsuite/sim/cr16/lshb.cgs +++ b/sim/testsuite/cr16/lshb.cgs diff --git a/sim/testsuite/sim/cr16/lshb_i.cgs b/sim/testsuite/cr16/lshb_i.cgs index 10d3085..10d3085 100644 --- a/sim/testsuite/sim/cr16/lshb_i.cgs +++ b/sim/testsuite/cr16/lshb_i.cgs diff --git a/sim/testsuite/sim/cr16/lshd.cgs b/sim/testsuite/cr16/lshd.cgs index e146ca1..e146ca1 100644 --- a/sim/testsuite/sim/cr16/lshd.cgs +++ b/sim/testsuite/cr16/lshd.cgs diff --git a/sim/testsuite/sim/cr16/lshd_i.cgs b/sim/testsuite/cr16/lshd_i.cgs index aa65933..aa65933 100644 --- a/sim/testsuite/sim/cr16/lshd_i.cgs +++ b/sim/testsuite/cr16/lshd_i.cgs diff --git a/sim/testsuite/sim/cr16/lshw.cgs b/sim/testsuite/cr16/lshw.cgs index a10edff..a10edff 100644 --- a/sim/testsuite/sim/cr16/lshw.cgs +++ b/sim/testsuite/cr16/lshw.cgs diff --git a/sim/testsuite/sim/cr16/lshw_i.cgs b/sim/testsuite/cr16/lshw_i.cgs index 9e94a5e..9e94a5e 100644 --- a/sim/testsuite/sim/cr16/lshw_i.cgs +++ b/sim/testsuite/cr16/lshw_i.cgs diff --git a/sim/testsuite/sim/cr16/macqw.cgs b/sim/testsuite/cr16/macqw.cgs index 4c6da4f..4c6da4f 100644 --- a/sim/testsuite/sim/cr16/macqw.cgs +++ b/sim/testsuite/cr16/macqw.cgs diff --git a/sim/testsuite/sim/cr16/macsw.cgs b/sim/testsuite/cr16/macsw.cgs index 8a0f227..8a0f227 100644 --- a/sim/testsuite/sim/cr16/macsw.cgs +++ b/sim/testsuite/cr16/macsw.cgs diff --git a/sim/testsuite/sim/cr16/macuw.cgs b/sim/testsuite/cr16/macuw.cgs index ea4c3fc..ea4c3fc 100644 --- a/sim/testsuite/sim/cr16/macuw.cgs +++ b/sim/testsuite/cr16/macuw.cgs diff --git a/sim/testsuite/sim/cr16/misc.exp b/sim/testsuite/cr16/misc.exp index 39dd3a4..39dd3a4 100644 --- a/sim/testsuite/sim/cr16/misc.exp +++ b/sim/testsuite/cr16/misc.exp diff --git a/sim/testsuite/sim/cr16/movb.cgs b/sim/testsuite/cr16/movb.cgs index fc8fcba..fc8fcba 100644 --- a/sim/testsuite/sim/cr16/movb.cgs +++ b/sim/testsuite/cr16/movb.cgs diff --git a/sim/testsuite/sim/cr16/movd.cgs b/sim/testsuite/cr16/movd.cgs index 8b1b638..8b1b638 100644 --- a/sim/testsuite/sim/cr16/movd.cgs +++ b/sim/testsuite/cr16/movd.cgs diff --git a/sim/testsuite/sim/cr16/movw.cgs b/sim/testsuite/cr16/movw.cgs index e14afb0..e14afb0 100644 --- a/sim/testsuite/sim/cr16/movw.cgs +++ b/sim/testsuite/cr16/movw.cgs diff --git a/sim/testsuite/sim/cr16/movxb.cgs b/sim/testsuite/cr16/movxb.cgs index 3c356c9..3c356c9 100644 --- a/sim/testsuite/sim/cr16/movxb.cgs +++ b/sim/testsuite/cr16/movxb.cgs diff --git a/sim/testsuite/sim/cr16/movxw.cgs b/sim/testsuite/cr16/movxw.cgs index 77dea80..77dea80 100644 --- a/sim/testsuite/sim/cr16/movxw.cgs +++ b/sim/testsuite/cr16/movxw.cgs diff --git a/sim/testsuite/sim/cr16/movzb.cgs b/sim/testsuite/cr16/movzb.cgs index acbe2b6..acbe2b6 100644 --- a/sim/testsuite/sim/cr16/movzb.cgs +++ b/sim/testsuite/cr16/movzb.cgs diff --git a/sim/testsuite/sim/cr16/movzw.cgs b/sim/testsuite/cr16/movzw.cgs index 93855e4..93855e4 100644 --- a/sim/testsuite/sim/cr16/movzw.cgs +++ b/sim/testsuite/cr16/movzw.cgs diff --git a/sim/testsuite/sim/cr16/mulb.cgs b/sim/testsuite/cr16/mulb.cgs index c4b859f..c4b859f 100644 --- a/sim/testsuite/sim/cr16/mulb.cgs +++ b/sim/testsuite/cr16/mulb.cgs diff --git a/sim/testsuite/sim/cr16/mulsb.cgs b/sim/testsuite/cr16/mulsb.cgs index 60912af..60912af 100644 --- a/sim/testsuite/sim/cr16/mulsb.cgs +++ b/sim/testsuite/cr16/mulsb.cgs diff --git a/sim/testsuite/sim/cr16/mulsw.cgs b/sim/testsuite/cr16/mulsw.cgs index 5bf5ac1..5bf5ac1 100644 --- a/sim/testsuite/sim/cr16/mulsw.cgs +++ b/sim/testsuite/cr16/mulsw.cgs diff --git a/sim/testsuite/sim/cr16/muluw.cgs b/sim/testsuite/cr16/muluw.cgs index 71f7ee0..71f7ee0 100644 --- a/sim/testsuite/sim/cr16/muluw.cgs +++ b/sim/testsuite/cr16/muluw.cgs diff --git a/sim/testsuite/sim/cr16/mulw.cgs b/sim/testsuite/cr16/mulw.cgs index cbd4552..cbd4552 100644 --- a/sim/testsuite/sim/cr16/mulw.cgs +++ b/sim/testsuite/cr16/mulw.cgs diff --git a/sim/testsuite/sim/cr16/nop.cgs b/sim/testsuite/cr16/nop.cgs index e29fa93..e29fa93 100644 --- a/sim/testsuite/sim/cr16/nop.cgs +++ b/sim/testsuite/cr16/nop.cgs diff --git a/sim/testsuite/sim/cr16/orb.cgs b/sim/testsuite/cr16/orb.cgs index 43ce26b..43ce26b 100644 --- a/sim/testsuite/sim/cr16/orb.cgs +++ b/sim/testsuite/cr16/orb.cgs diff --git a/sim/testsuite/sim/cr16/ord.cgs b/sim/testsuite/cr16/ord.cgs index e682d3a..e682d3a 100644 --- a/sim/testsuite/sim/cr16/ord.cgs +++ b/sim/testsuite/cr16/ord.cgs diff --git a/sim/testsuite/sim/cr16/orw.cgs b/sim/testsuite/cr16/orw.cgs index 4c1b529..4c1b529 100644 --- a/sim/testsuite/sim/cr16/orw.cgs +++ b/sim/testsuite/cr16/orw.cgs diff --git a/sim/testsuite/sim/cr16/pop1.cgs b/sim/testsuite/cr16/pop1.cgs index cf2a02d..cf2a02d 100644 --- a/sim/testsuite/sim/cr16/pop1.cgs +++ b/sim/testsuite/cr16/pop1.cgs diff --git a/sim/testsuite/sim/cr16/pop2.cgs b/sim/testsuite/cr16/pop2.cgs index aa3a9ec..aa3a9ec 100644 --- a/sim/testsuite/sim/cr16/pop2.cgs +++ b/sim/testsuite/cr16/pop2.cgs diff --git a/sim/testsuite/sim/cr16/pop3.cgs b/sim/testsuite/cr16/pop3.cgs index 13478f1..13478f1 100644 --- a/sim/testsuite/sim/cr16/pop3.cgs +++ b/sim/testsuite/cr16/pop3.cgs diff --git a/sim/testsuite/sim/cr16/popret1.cgs b/sim/testsuite/cr16/popret1.cgs index a34b0fb..a34b0fb 100644 --- a/sim/testsuite/sim/cr16/popret1.cgs +++ b/sim/testsuite/cr16/popret1.cgs diff --git a/sim/testsuite/sim/cr16/popret2.cgs b/sim/testsuite/cr16/popret2.cgs index 5a7f905..5a7f905 100644 --- a/sim/testsuite/sim/cr16/popret2.cgs +++ b/sim/testsuite/cr16/popret2.cgs diff --git a/sim/testsuite/sim/cr16/popret3.cgs b/sim/testsuite/cr16/popret3.cgs index 31aaa9b..31aaa9b 100644 --- a/sim/testsuite/sim/cr16/popret3.cgs +++ b/sim/testsuite/cr16/popret3.cgs diff --git a/sim/testsuite/sim/cr16/push1.cgs b/sim/testsuite/cr16/push1.cgs index 12d50a6..12d50a6 100644 --- a/sim/testsuite/sim/cr16/push1.cgs +++ b/sim/testsuite/cr16/push1.cgs diff --git a/sim/testsuite/sim/cr16/push2.cgs b/sim/testsuite/cr16/push2.cgs index 76c1a37..76c1a37 100644 --- a/sim/testsuite/sim/cr16/push2.cgs +++ b/sim/testsuite/cr16/push2.cgs diff --git a/sim/testsuite/sim/cr16/push3.cgs b/sim/testsuite/cr16/push3.cgs index f9f5c26..f9f5c26 100644 --- a/sim/testsuite/sim/cr16/push3.cgs +++ b/sim/testsuite/cr16/push3.cgs diff --git a/sim/testsuite/sim/cr16/sbitb.cgs b/sim/testsuite/cr16/sbitb.cgs index b98329c..b98329c 100644 --- a/sim/testsuite/sim/cr16/sbitb.cgs +++ b/sim/testsuite/cr16/sbitb.cgs diff --git a/sim/testsuite/sim/cr16/sbitw.cgs b/sim/testsuite/cr16/sbitw.cgs index 2a9a828..2a9a828 100644 --- a/sim/testsuite/sim/cr16/sbitw.cgs +++ b/sim/testsuite/cr16/sbitw.cgs diff --git a/sim/testsuite/sim/cr16/scc.cgs b/sim/testsuite/cr16/scc.cgs index ac592e0..ac592e0 100644 --- a/sim/testsuite/sim/cr16/scc.cgs +++ b/sim/testsuite/cr16/scc.cgs diff --git a/sim/testsuite/sim/cr16/scs.cgs b/sim/testsuite/cr16/scs.cgs index a34e094..a34e094 100644 --- a/sim/testsuite/sim/cr16/scs.cgs +++ b/sim/testsuite/cr16/scs.cgs diff --git a/sim/testsuite/sim/cr16/seq.cgs b/sim/testsuite/cr16/seq.cgs index 1b4ad79..1b4ad79 100644 --- a/sim/testsuite/sim/cr16/seq.cgs +++ b/sim/testsuite/cr16/seq.cgs diff --git a/sim/testsuite/sim/cr16/sfc.cgs b/sim/testsuite/cr16/sfc.cgs index 1221f8e..1221f8e 100644 --- a/sim/testsuite/sim/cr16/sfc.cgs +++ b/sim/testsuite/cr16/sfc.cgs diff --git a/sim/testsuite/sim/cr16/sfs.cgs b/sim/testsuite/cr16/sfs.cgs index 5663bfb..5663bfb 100644 --- a/sim/testsuite/sim/cr16/sfs.cgs +++ b/sim/testsuite/cr16/sfs.cgs diff --git a/sim/testsuite/sim/cr16/sge.cgs b/sim/testsuite/cr16/sge.cgs index 7a65658..7a65658 100644 --- a/sim/testsuite/sim/cr16/sge.cgs +++ b/sim/testsuite/cr16/sge.cgs diff --git a/sim/testsuite/sim/cr16/sgt.cgs b/sim/testsuite/cr16/sgt.cgs index cc47ea3..cc47ea3 100644 --- a/sim/testsuite/sim/cr16/sgt.cgs +++ b/sim/testsuite/cr16/sgt.cgs diff --git a/sim/testsuite/sim/cr16/shi.cgs b/sim/testsuite/cr16/shi.cgs index 5188a51..5188a51 100644 --- a/sim/testsuite/sim/cr16/shi.cgs +++ b/sim/testsuite/cr16/shi.cgs diff --git a/sim/testsuite/sim/cr16/shs.cgs b/sim/testsuite/cr16/shs.cgs index 2a10324..2a10324 100644 --- a/sim/testsuite/sim/cr16/shs.cgs +++ b/sim/testsuite/cr16/shs.cgs diff --git a/sim/testsuite/sim/cr16/slo.cgs b/sim/testsuite/cr16/slo.cgs index 4e9332a..4e9332a 100644 --- a/sim/testsuite/sim/cr16/slo.cgs +++ b/sim/testsuite/cr16/slo.cgs diff --git a/sim/testsuite/sim/cr16/sls.cgs b/sim/testsuite/cr16/sls.cgs index aab309c..aab309c 100644 --- a/sim/testsuite/sim/cr16/sls.cgs +++ b/sim/testsuite/cr16/sls.cgs diff --git a/sim/testsuite/sim/cr16/slt.cgs b/sim/testsuite/cr16/slt.cgs index a4fa1b5..a4fa1b5 100644 --- a/sim/testsuite/sim/cr16/slt.cgs +++ b/sim/testsuite/cr16/slt.cgs diff --git a/sim/testsuite/sim/cr16/sne.cgs b/sim/testsuite/cr16/sne.cgs index 0d2ccc5..0d2ccc5 100644 --- a/sim/testsuite/sim/cr16/sne.cgs +++ b/sim/testsuite/cr16/sne.cgs diff --git a/sim/testsuite/sim/cr16/storb.cgs b/sim/testsuite/cr16/storb.cgs index 289055d..289055d 100644 --- a/sim/testsuite/sim/cr16/storb.cgs +++ b/sim/testsuite/cr16/storb.cgs diff --git a/sim/testsuite/sim/cr16/stord.cgs b/sim/testsuite/cr16/stord.cgs index 64f40c1..64f40c1 100644 --- a/sim/testsuite/sim/cr16/stord.cgs +++ b/sim/testsuite/cr16/stord.cgs diff --git a/sim/testsuite/sim/cr16/storw.cgs b/sim/testsuite/cr16/storw.cgs index 9287636..9287636 100644 --- a/sim/testsuite/sim/cr16/storw.cgs +++ b/sim/testsuite/cr16/storw.cgs diff --git a/sim/testsuite/sim/cr16/subb.cgs b/sim/testsuite/cr16/subb.cgs index 6a893dd..6a893dd 100644 --- a/sim/testsuite/sim/cr16/subb.cgs +++ b/sim/testsuite/cr16/subb.cgs diff --git a/sim/testsuite/sim/cr16/subd.cgs b/sim/testsuite/cr16/subd.cgs index 2e2a334..2e2a334 100644 --- a/sim/testsuite/sim/cr16/subd.cgs +++ b/sim/testsuite/cr16/subd.cgs diff --git a/sim/testsuite/sim/cr16/subi.cgs b/sim/testsuite/cr16/subi.cgs index 5d0fa1a..5d0fa1a 100644 --- a/sim/testsuite/sim/cr16/subi.cgs +++ b/sim/testsuite/cr16/subi.cgs diff --git a/sim/testsuite/sim/cr16/subw.cgs b/sim/testsuite/cr16/subw.cgs index 12a1229..12a1229 100644 --- a/sim/testsuite/sim/cr16/subw.cgs +++ b/sim/testsuite/cr16/subw.cgs diff --git a/sim/testsuite/sim/cr16/tbit.cgs b/sim/testsuite/cr16/tbit.cgs index ac1b7e2..ac1b7e2 100644 --- a/sim/testsuite/sim/cr16/tbit.cgs +++ b/sim/testsuite/cr16/tbit.cgs diff --git a/sim/testsuite/sim/cr16/tbitb.cgs b/sim/testsuite/cr16/tbitb.cgs index 57a8ab2..57a8ab2 100644 --- a/sim/testsuite/sim/cr16/tbitb.cgs +++ b/sim/testsuite/cr16/tbitb.cgs diff --git a/sim/testsuite/sim/cr16/tbitw.cgs b/sim/testsuite/cr16/tbitw.cgs index 018c73e..018c73e 100644 --- a/sim/testsuite/sim/cr16/tbitw.cgs +++ b/sim/testsuite/cr16/tbitw.cgs diff --git a/sim/testsuite/sim/cr16/testutils.inc b/sim/testsuite/cr16/testutils.inc index 1b82dc6..1b82dc6 100644 --- a/sim/testsuite/sim/cr16/testutils.inc +++ b/sim/testsuite/cr16/testutils.inc diff --git a/sim/testsuite/sim/cr16/uread16.ms b/sim/testsuite/cr16/uread16.ms index 54253b4..54253b4 100644 --- a/sim/testsuite/sim/cr16/uread16.ms +++ b/sim/testsuite/cr16/uread16.ms diff --git a/sim/testsuite/sim/cr16/uread32.ms b/sim/testsuite/cr16/uread32.ms index c2181e5..c2181e5 100644 --- a/sim/testsuite/sim/cr16/uread32.ms +++ b/sim/testsuite/cr16/uread32.ms diff --git a/sim/testsuite/sim/cr16/xorb.cgs b/sim/testsuite/cr16/xorb.cgs index 4ee4b2d..4ee4b2d 100644 --- a/sim/testsuite/sim/cr16/xorb.cgs +++ b/sim/testsuite/cr16/xorb.cgs diff --git a/sim/testsuite/sim/cr16/xord.cgs b/sim/testsuite/cr16/xord.cgs index 3bbcac0..3bbcac0 100644 --- a/sim/testsuite/sim/cr16/xord.cgs +++ b/sim/testsuite/cr16/xord.cgs diff --git a/sim/testsuite/sim/cr16/xorw.cgs b/sim/testsuite/cr16/xorw.cgs index d82faa3..d82faa3 100644 --- a/sim/testsuite/sim/cr16/xorw.cgs +++ b/sim/testsuite/cr16/xorw.cgs diff --git a/sim/testsuite/sim/cris/ChangeLog b/sim/testsuite/cris/ChangeLog index 16c7c27..16c7c27 100644 --- a/sim/testsuite/sim/cris/ChangeLog +++ b/sim/testsuite/cris/ChangeLog diff --git a/sim/testsuite/sim/cris/asm/abs.ms b/sim/testsuite/cris/asm/abs.ms index a428434..a428434 100644 --- a/sim/testsuite/sim/cris/asm/abs.ms +++ b/sim/testsuite/cris/asm/abs.ms diff --git a/sim/testsuite/sim/cris/asm/addc.ms b/sim/testsuite/cris/asm/addc.ms index 8b7fa72..8b7fa72 100644 --- a/sim/testsuite/sim/cris/asm/addc.ms +++ b/sim/testsuite/cris/asm/addc.ms diff --git a/sim/testsuite/sim/cris/asm/addcpc.ms b/sim/testsuite/cris/asm/addcpc.ms index 0302fa2..0302fa2 100644 --- a/sim/testsuite/sim/cris/asm/addcpc.ms +++ b/sim/testsuite/cris/asm/addcpc.ms diff --git a/sim/testsuite/sim/cris/asm/addcv32c.ms b/sim/testsuite/cris/asm/addcv32c.ms index 0264fae..0264fae 100644 --- a/sim/testsuite/sim/cris/asm/addcv32c.ms +++ b/sim/testsuite/cris/asm/addcv32c.ms diff --git a/sim/testsuite/sim/cris/asm/addcv32m.ms b/sim/testsuite/cris/asm/addcv32m.ms index 13139b2..13139b2 100644 --- a/sim/testsuite/sim/cris/asm/addcv32m.ms +++ b/sim/testsuite/cris/asm/addcv32m.ms diff --git a/sim/testsuite/sim/cris/asm/addcv32r.ms b/sim/testsuite/cris/asm/addcv32r.ms index 20aeb12..20aeb12 100644 --- a/sim/testsuite/sim/cris/asm/addcv32r.ms +++ b/sim/testsuite/cris/asm/addcv32r.ms diff --git a/sim/testsuite/sim/cris/asm/addi.ms b/sim/testsuite/cris/asm/addi.ms index 2fa2723..2fa2723 100644 --- a/sim/testsuite/sim/cris/asm/addi.ms +++ b/sim/testsuite/cris/asm/addi.ms diff --git a/sim/testsuite/sim/cris/asm/addiv32.ms b/sim/testsuite/cris/asm/addiv32.ms index 8040afc..8040afc 100644 --- a/sim/testsuite/sim/cris/asm/addiv32.ms +++ b/sim/testsuite/cris/asm/addiv32.ms diff --git a/sim/testsuite/sim/cris/asm/addm.ms b/sim/testsuite/cris/asm/addm.ms index c214e3a..c214e3a 100644 --- a/sim/testsuite/sim/cris/asm/addm.ms +++ b/sim/testsuite/cris/asm/addm.ms diff --git a/sim/testsuite/sim/cris/asm/addoc.ms b/sim/testsuite/cris/asm/addoc.ms index fe269d2..fe269d2 100644 --- a/sim/testsuite/sim/cris/asm/addoc.ms +++ b/sim/testsuite/cris/asm/addoc.ms diff --git a/sim/testsuite/sim/cris/asm/addom.ms b/sim/testsuite/cris/asm/addom.ms index 4e4ebb1..4e4ebb1 100644 --- a/sim/testsuite/sim/cris/asm/addom.ms +++ b/sim/testsuite/cris/asm/addom.ms diff --git a/sim/testsuite/sim/cris/asm/addoq.ms b/sim/testsuite/cris/asm/addoq.ms index f4b6083..f4b6083 100644 --- a/sim/testsuite/sim/cris/asm/addoq.ms +++ b/sim/testsuite/cris/asm/addoq.ms diff --git a/sim/testsuite/sim/cris/asm/addq.ms b/sim/testsuite/cris/asm/addq.ms index 6a27ac5..6a27ac5 100644 --- a/sim/testsuite/sim/cris/asm/addq.ms +++ b/sim/testsuite/cris/asm/addq.ms diff --git a/sim/testsuite/sim/cris/asm/addqpc.ms b/sim/testsuite/cris/asm/addqpc.ms index ba5a1ec..ba5a1ec 100644 --- a/sim/testsuite/sim/cris/asm/addqpc.ms +++ b/sim/testsuite/cris/asm/addqpc.ms diff --git a/sim/testsuite/sim/cris/asm/addr.ms b/sim/testsuite/cris/asm/addr.ms index c1b9348..c1b9348 100644 --- a/sim/testsuite/sim/cris/asm/addr.ms +++ b/sim/testsuite/cris/asm/addr.ms diff --git a/sim/testsuite/sim/cris/asm/addswpc.ms b/sim/testsuite/cris/asm/addswpc.ms index a7ac754..a7ac754 100644 --- a/sim/testsuite/sim/cris/asm/addswpc.ms +++ b/sim/testsuite/cris/asm/addswpc.ms diff --git a/sim/testsuite/sim/cris/asm/addxc.ms b/sim/testsuite/cris/asm/addxc.ms index 0e346df..0e346df 100644 --- a/sim/testsuite/sim/cris/asm/addxc.ms +++ b/sim/testsuite/cris/asm/addxc.ms diff --git a/sim/testsuite/sim/cris/asm/addxm.ms b/sim/testsuite/cris/asm/addxm.ms index 40ae9aa..40ae9aa 100644 --- a/sim/testsuite/sim/cris/asm/addxm.ms +++ b/sim/testsuite/cris/asm/addxm.ms diff --git a/sim/testsuite/sim/cris/asm/addxr.ms b/sim/testsuite/cris/asm/addxr.ms index 8234ac3..8234ac3 100644 --- a/sim/testsuite/sim/cris/asm/addxr.ms +++ b/sim/testsuite/cris/asm/addxr.ms diff --git a/sim/testsuite/sim/cris/asm/andc.ms b/sim/testsuite/cris/asm/andc.ms index e800a0a..e800a0a 100644 --- a/sim/testsuite/sim/cris/asm/andc.ms +++ b/sim/testsuite/cris/asm/andc.ms diff --git a/sim/testsuite/sim/cris/asm/andm.ms b/sim/testsuite/cris/asm/andm.ms index 4e1a34b..4e1a34b 100644 --- a/sim/testsuite/sim/cris/asm/andm.ms +++ b/sim/testsuite/cris/asm/andm.ms diff --git a/sim/testsuite/sim/cris/asm/andq.ms b/sim/testsuite/cris/asm/andq.ms index e515b3e..e515b3e 100644 --- a/sim/testsuite/sim/cris/asm/andq.ms +++ b/sim/testsuite/cris/asm/andq.ms diff --git a/sim/testsuite/sim/cris/asm/andr.ms b/sim/testsuite/cris/asm/andr.ms index f5d90e2..f5d90e2 100644 --- a/sim/testsuite/sim/cris/asm/andr.ms +++ b/sim/testsuite/cris/asm/andr.ms diff --git a/sim/testsuite/sim/cris/asm/asm.exp b/sim/testsuite/cris/asm/asm.exp index 415bbf1..415bbf1 100644 --- a/sim/testsuite/sim/cris/asm/asm.exp +++ b/sim/testsuite/cris/asm/asm.exp diff --git a/sim/testsuite/sim/cris/asm/asr.ms b/sim/testsuite/cris/asm/asr.ms index 066bc73..066bc73 100644 --- a/sim/testsuite/sim/cris/asm/asr.ms +++ b/sim/testsuite/cris/asm/asr.ms diff --git a/sim/testsuite/sim/cris/asm/ba.ms b/sim/testsuite/cris/asm/ba.ms index 1211962..1211962 100644 --- a/sim/testsuite/sim/cris/asm/ba.ms +++ b/sim/testsuite/cris/asm/ba.ms diff --git a/sim/testsuite/sim/cris/asm/badarch1.ms b/sim/testsuite/cris/asm/badarch1.ms index 3d0d812..3d0d812 100644 --- a/sim/testsuite/sim/cris/asm/badarch1.ms +++ b/sim/testsuite/cris/asm/badarch1.ms diff --git a/sim/testsuite/sim/cris/asm/bare1.ms b/sim/testsuite/cris/asm/bare1.ms index 6c7d0d2..6c7d0d2 100644 --- a/sim/testsuite/sim/cris/asm/bare1.ms +++ b/sim/testsuite/cris/asm/bare1.ms diff --git a/sim/testsuite/sim/cris/asm/bare2.ms b/sim/testsuite/cris/asm/bare2.ms index f30fd10..f30fd10 100644 --- a/sim/testsuite/sim/cris/asm/bare2.ms +++ b/sim/testsuite/cris/asm/bare2.ms diff --git a/sim/testsuite/sim/cris/asm/bare3.ms b/sim/testsuite/cris/asm/bare3.ms index 103530d..103530d 100644 --- a/sim/testsuite/sim/cris/asm/bare3.ms +++ b/sim/testsuite/cris/asm/bare3.ms diff --git a/sim/testsuite/sim/cris/asm/bas.ms b/sim/testsuite/cris/asm/bas.ms index 084b5bf..084b5bf 100644 --- a/sim/testsuite/sim/cris/asm/bas.ms +++ b/sim/testsuite/cris/asm/bas.ms diff --git a/sim/testsuite/sim/cris/asm/bccb.ms b/sim/testsuite/cris/asm/bccb.ms index da5e415..da5e415 100644 --- a/sim/testsuite/sim/cris/asm/bccb.ms +++ b/sim/testsuite/cris/asm/bccb.ms diff --git a/sim/testsuite/sim/cris/asm/bdapc.ms b/sim/testsuite/cris/asm/bdapc.ms index cfedd8b..cfedd8b 100644 --- a/sim/testsuite/sim/cris/asm/bdapc.ms +++ b/sim/testsuite/cris/asm/bdapc.ms diff --git a/sim/testsuite/sim/cris/asm/bdapm.ms b/sim/testsuite/cris/asm/bdapm.ms index 26bc4ad..26bc4ad 100644 --- a/sim/testsuite/sim/cris/asm/bdapm.ms +++ b/sim/testsuite/cris/asm/bdapm.ms diff --git a/sim/testsuite/sim/cris/asm/bdapq.ms b/sim/testsuite/cris/asm/bdapq.ms index a0ba406..a0ba406 100644 --- a/sim/testsuite/sim/cris/asm/bdapq.ms +++ b/sim/testsuite/cris/asm/bdapq.ms diff --git a/sim/testsuite/sim/cris/asm/bdapqpc.ms b/sim/testsuite/cris/asm/bdapqpc.ms index f2209ef..f2209ef 100644 --- a/sim/testsuite/sim/cris/asm/bdapqpc.ms +++ b/sim/testsuite/cris/asm/bdapqpc.ms diff --git a/sim/testsuite/sim/cris/asm/biap.ms b/sim/testsuite/cris/asm/biap.ms index a51a918..a51a918 100644 --- a/sim/testsuite/sim/cris/asm/biap.ms +++ b/sim/testsuite/cris/asm/biap.ms diff --git a/sim/testsuite/sim/cris/asm/boundc.ms b/sim/testsuite/cris/asm/boundc.ms index 0b2be13..0b2be13 100644 --- a/sim/testsuite/sim/cris/asm/boundc.ms +++ b/sim/testsuite/cris/asm/boundc.ms diff --git a/sim/testsuite/sim/cris/asm/boundm.ms b/sim/testsuite/cris/asm/boundm.ms index 91019dd..91019dd 100644 --- a/sim/testsuite/sim/cris/asm/boundm.ms +++ b/sim/testsuite/cris/asm/boundm.ms diff --git a/sim/testsuite/sim/cris/asm/boundmv32.ms b/sim/testsuite/cris/asm/boundmv32.ms index 560276e..560276e 100644 --- a/sim/testsuite/sim/cris/asm/boundmv32.ms +++ b/sim/testsuite/cris/asm/boundmv32.ms diff --git a/sim/testsuite/sim/cris/asm/boundr.ms b/sim/testsuite/cris/asm/boundr.ms index 053c4ae..053c4ae 100644 --- a/sim/testsuite/sim/cris/asm/boundr.ms +++ b/sim/testsuite/cris/asm/boundr.ms diff --git a/sim/testsuite/sim/cris/asm/break.ms b/sim/testsuite/cris/asm/break.ms index c1a7a96..c1a7a96 100644 --- a/sim/testsuite/sim/cris/asm/break.ms +++ b/sim/testsuite/cris/asm/break.ms diff --git a/sim/testsuite/sim/cris/asm/btst.ms b/sim/testsuite/cris/asm/btst.ms index b63e8f2..b63e8f2 100644 --- a/sim/testsuite/sim/cris/asm/btst.ms +++ b/sim/testsuite/cris/asm/btst.ms diff --git a/sim/testsuite/sim/cris/asm/ccr-v10.ms b/sim/testsuite/cris/asm/ccr-v10.ms index 39602f0..39602f0 100644 --- a/sim/testsuite/sim/cris/asm/ccr-v10.ms +++ b/sim/testsuite/cris/asm/ccr-v10.ms diff --git a/sim/testsuite/sim/cris/asm/ccs-v32.ms b/sim/testsuite/cris/asm/ccs-v32.ms index 8dc6026..8dc6026 100644 --- a/sim/testsuite/sim/cris/asm/ccs-v32.ms +++ b/sim/testsuite/cris/asm/ccs-v32.ms diff --git a/sim/testsuite/sim/cris/asm/clearfv10.ms b/sim/testsuite/cris/asm/clearfv10.ms index d910842..d910842 100644 --- a/sim/testsuite/sim/cris/asm/clearfv10.ms +++ b/sim/testsuite/cris/asm/clearfv10.ms diff --git a/sim/testsuite/sim/cris/asm/clearfv32.ms b/sim/testsuite/cris/asm/clearfv32.ms index b1dd3de..b1dd3de 100644 --- a/sim/testsuite/sim/cris/asm/clearfv32.ms +++ b/sim/testsuite/cris/asm/clearfv32.ms diff --git a/sim/testsuite/sim/cris/asm/clrjmp1.ms b/sim/testsuite/cris/asm/clrjmp1.ms index 1a76e7f..1a76e7f 100644 --- a/sim/testsuite/sim/cris/asm/clrjmp1.ms +++ b/sim/testsuite/cris/asm/clrjmp1.ms diff --git a/sim/testsuite/sim/cris/asm/cmpc.ms b/sim/testsuite/cris/asm/cmpc.ms index 8600f5f..8600f5f 100644 --- a/sim/testsuite/sim/cris/asm/cmpc.ms +++ b/sim/testsuite/cris/asm/cmpc.ms diff --git a/sim/testsuite/sim/cris/asm/cmpm.ms b/sim/testsuite/cris/asm/cmpm.ms index 753f2d3..753f2d3 100644 --- a/sim/testsuite/sim/cris/asm/cmpm.ms +++ b/sim/testsuite/cris/asm/cmpm.ms diff --git a/sim/testsuite/sim/cris/asm/cmpq.ms b/sim/testsuite/cris/asm/cmpq.ms index 7e40be4..7e40be4 100644 --- a/sim/testsuite/sim/cris/asm/cmpq.ms +++ b/sim/testsuite/cris/asm/cmpq.ms diff --git a/sim/testsuite/sim/cris/asm/cmpr.ms b/sim/testsuite/cris/asm/cmpr.ms index 6730a00..6730a00 100644 --- a/sim/testsuite/sim/cris/asm/cmpr.ms +++ b/sim/testsuite/cris/asm/cmpr.ms diff --git a/sim/testsuite/sim/cris/asm/cmpxc.ms b/sim/testsuite/cris/asm/cmpxc.ms index d9acd8f..d9acd8f 100644 --- a/sim/testsuite/sim/cris/asm/cmpxc.ms +++ b/sim/testsuite/cris/asm/cmpxc.ms diff --git a/sim/testsuite/sim/cris/asm/cmpxm.ms b/sim/testsuite/cris/asm/cmpxm.ms index 6a87ab04..6a87ab04 100644 --- a/sim/testsuite/sim/cris/asm/cmpxm.ms +++ b/sim/testsuite/cris/asm/cmpxm.ms diff --git a/sim/testsuite/sim/cris/asm/dflags.ms b/sim/testsuite/cris/asm/dflags.ms index 2735014..2735014 100644 --- a/sim/testsuite/sim/cris/asm/dflags.ms +++ b/sim/testsuite/cris/asm/dflags.ms diff --git a/sim/testsuite/sim/cris/asm/dip.ms b/sim/testsuite/cris/asm/dip.ms index ff79f22..ff79f22 100644 --- a/sim/testsuite/sim/cris/asm/dip.ms +++ b/sim/testsuite/cris/asm/dip.ms diff --git a/sim/testsuite/sim/cris/asm/dstep.ms b/sim/testsuite/cris/asm/dstep.ms index 8b32240..8b32240 100644 --- a/sim/testsuite/sim/cris/asm/dstep.ms +++ b/sim/testsuite/cris/asm/dstep.ms diff --git a/sim/testsuite/sim/cris/asm/fidxd.ms b/sim/testsuite/cris/asm/fidxd.ms index 8158682..8158682 100644 --- a/sim/testsuite/sim/cris/asm/fidxd.ms +++ b/sim/testsuite/cris/asm/fidxd.ms diff --git a/sim/testsuite/sim/cris/asm/fidxi.ms b/sim/testsuite/cris/asm/fidxi.ms index 1c41ed4..1c41ed4 100644 --- a/sim/testsuite/sim/cris/asm/fidxi.ms +++ b/sim/testsuite/cris/asm/fidxi.ms diff --git a/sim/testsuite/sim/cris/asm/ftagd.ms b/sim/testsuite/cris/asm/ftagd.ms index 74d4de3..74d4de3 100644 --- a/sim/testsuite/sim/cris/asm/ftagd.ms +++ b/sim/testsuite/cris/asm/ftagd.ms diff --git a/sim/testsuite/sim/cris/asm/ftagi.ms b/sim/testsuite/cris/asm/ftagi.ms index 187d22d..187d22d 100644 --- a/sim/testsuite/sim/cris/asm/ftagi.ms +++ b/sim/testsuite/cris/asm/ftagi.ms diff --git a/sim/testsuite/sim/cris/asm/halt.ms b/sim/testsuite/cris/asm/halt.ms index fb4dcb0..fb4dcb0 100644 --- a/sim/testsuite/sim/cris/asm/halt.ms +++ b/sim/testsuite/cris/asm/halt.ms diff --git a/sim/testsuite/sim/cris/asm/io1.ms b/sim/testsuite/cris/asm/io1.ms index 3d252ae..3d252ae 100644 --- a/sim/testsuite/sim/cris/asm/io1.ms +++ b/sim/testsuite/cris/asm/io1.ms diff --git a/sim/testsuite/sim/cris/asm/io2.ms b/sim/testsuite/cris/asm/io2.ms index f6341d3..f6341d3 100644 --- a/sim/testsuite/sim/cris/asm/io2.ms +++ b/sim/testsuite/cris/asm/io2.ms diff --git a/sim/testsuite/sim/cris/asm/io3.ms b/sim/testsuite/cris/asm/io3.ms index 664dc61..664dc61 100644 --- a/sim/testsuite/sim/cris/asm/io3.ms +++ b/sim/testsuite/cris/asm/io3.ms diff --git a/sim/testsuite/sim/cris/asm/io4.ms b/sim/testsuite/cris/asm/io4.ms index f925dbd..f925dbd 100644 --- a/sim/testsuite/sim/cris/asm/io4.ms +++ b/sim/testsuite/cris/asm/io4.ms diff --git a/sim/testsuite/sim/cris/asm/io5.ms b/sim/testsuite/cris/asm/io5.ms index 178a4d7..178a4d7 100644 --- a/sim/testsuite/sim/cris/asm/io5.ms +++ b/sim/testsuite/cris/asm/io5.ms diff --git a/sim/testsuite/sim/cris/asm/io6.ms b/sim/testsuite/cris/asm/io6.ms index 3af3536..3af3536 100644 --- a/sim/testsuite/sim/cris/asm/io6.ms +++ b/sim/testsuite/cris/asm/io6.ms diff --git a/sim/testsuite/sim/cris/asm/io7.ms b/sim/testsuite/cris/asm/io7.ms index 84488e9..84488e9 100644 --- a/sim/testsuite/sim/cris/asm/io7.ms +++ b/sim/testsuite/cris/asm/io7.ms diff --git a/sim/testsuite/sim/cris/asm/io8.ms b/sim/testsuite/cris/asm/io8.ms index 49163fd..49163fd 100644 --- a/sim/testsuite/sim/cris/asm/io8.ms +++ b/sim/testsuite/cris/asm/io8.ms diff --git a/sim/testsuite/sim/cris/asm/io9.ms b/sim/testsuite/cris/asm/io9.ms index 3b929a3..3b929a3 100644 --- a/sim/testsuite/sim/cris/asm/io9.ms +++ b/sim/testsuite/cris/asm/io9.ms diff --git a/sim/testsuite/sim/cris/asm/jsr.ms b/sim/testsuite/cris/asm/jsr.ms index c684fd3..c684fd3 100644 --- a/sim/testsuite/sim/cris/asm/jsr.ms +++ b/sim/testsuite/cris/asm/jsr.ms diff --git a/sim/testsuite/sim/cris/asm/jsrmv10.ms b/sim/testsuite/cris/asm/jsrmv10.ms index fa9af06..fa9af06 100644 --- a/sim/testsuite/sim/cris/asm/jsrmv10.ms +++ b/sim/testsuite/cris/asm/jsrmv10.ms diff --git a/sim/testsuite/sim/cris/asm/jumpmp.ms b/sim/testsuite/cris/asm/jumpmp.ms index dd21e9c..dd21e9c 100644 --- a/sim/testsuite/sim/cris/asm/jumpmp.ms +++ b/sim/testsuite/cris/asm/jumpmp.ms diff --git a/sim/testsuite/sim/cris/asm/jumppv32.ms b/sim/testsuite/cris/asm/jumppv32.ms index c37f42d..c37f42d 100644 --- a/sim/testsuite/sim/cris/asm/jumppv32.ms +++ b/sim/testsuite/cris/asm/jumppv32.ms diff --git a/sim/testsuite/sim/cris/asm/lapc.ms b/sim/testsuite/cris/asm/lapc.ms index bacd881..bacd881 100644 --- a/sim/testsuite/sim/cris/asm/lapc.ms +++ b/sim/testsuite/cris/asm/lapc.ms diff --git a/sim/testsuite/sim/cris/asm/lsl.ms b/sim/testsuite/cris/asm/lsl.ms index a2658b8..a2658b8 100644 --- a/sim/testsuite/sim/cris/asm/lsl.ms +++ b/sim/testsuite/cris/asm/lsl.ms diff --git a/sim/testsuite/sim/cris/asm/lsr.ms b/sim/testsuite/cris/asm/lsr.ms index a7c5d3d..a7c5d3d 100644 --- a/sim/testsuite/sim/cris/asm/lsr.ms +++ b/sim/testsuite/cris/asm/lsr.ms diff --git a/sim/testsuite/sim/cris/asm/lz.ms b/sim/testsuite/cris/asm/lz.ms index 8a4bb3c..8a4bb3c 100644 --- a/sim/testsuite/sim/cris/asm/lz.ms +++ b/sim/testsuite/cris/asm/lz.ms diff --git a/sim/testsuite/sim/cris/asm/mcp.ms b/sim/testsuite/cris/asm/mcp.ms index 9aee39c..9aee39c 100644 --- a/sim/testsuite/sim/cris/asm/mcp.ms +++ b/sim/testsuite/cris/asm/mcp.ms diff --git a/sim/testsuite/sim/cris/asm/movdelsr1.ms b/sim/testsuite/cris/asm/movdelsr1.ms index fe33d67..fe33d67 100644 --- a/sim/testsuite/sim/cris/asm/movdelsr1.ms +++ b/sim/testsuite/cris/asm/movdelsr1.ms diff --git a/sim/testsuite/sim/cris/asm/movecpc.ms b/sim/testsuite/cris/asm/movecpc.ms index 880a0f8..880a0f8 100644 --- a/sim/testsuite/sim/cris/asm/movecpc.ms +++ b/sim/testsuite/cris/asm/movecpc.ms diff --git a/sim/testsuite/sim/cris/asm/movecr.ms b/sim/testsuite/cris/asm/movecr.ms index 01bf7f0..01bf7f0 100644 --- a/sim/testsuite/sim/cris/asm/movecr.ms +++ b/sim/testsuite/cris/asm/movecr.ms diff --git a/sim/testsuite/sim/cris/asm/movecrt10.ms b/sim/testsuite/cris/asm/movecrt10.ms index d965bbc..d965bbc 100644 --- a/sim/testsuite/sim/cris/asm/movecrt10.ms +++ b/sim/testsuite/cris/asm/movecrt10.ms diff --git a/sim/testsuite/sim/cris/asm/movecrt32.ms b/sim/testsuite/cris/asm/movecrt32.ms index 75833a4..75833a4 100644 --- a/sim/testsuite/sim/cris/asm/movecrt32.ms +++ b/sim/testsuite/cris/asm/movecrt32.ms diff --git a/sim/testsuite/sim/cris/asm/movect10.ms b/sim/testsuite/cris/asm/movect10.ms index f1e3229e..f1e3229e 100644 --- a/sim/testsuite/sim/cris/asm/movect10.ms +++ b/sim/testsuite/cris/asm/movect10.ms diff --git a/sim/testsuite/sim/cris/asm/movei.ms b/sim/testsuite/cris/asm/movei.ms index 8d55ae1..8d55ae1 100644 --- a/sim/testsuite/sim/cris/asm/movei.ms +++ b/sim/testsuite/cris/asm/movei.ms diff --git a/sim/testsuite/sim/cris/asm/movempc.ms b/sim/testsuite/cris/asm/movempc.ms index cbbfcc1..cbbfcc1 100644 --- a/sim/testsuite/sim/cris/asm/movempc.ms +++ b/sim/testsuite/cris/asm/movempc.ms diff --git a/sim/testsuite/sim/cris/asm/movemr.ms b/sim/testsuite/cris/asm/movemr.ms index 02f0085..02f0085 100644 --- a/sim/testsuite/sim/cris/asm/movemr.ms +++ b/sim/testsuite/cris/asm/movemr.ms diff --git a/sim/testsuite/sim/cris/asm/movemrv10.ms b/sim/testsuite/cris/asm/movemrv10.ms index 9fbb878..9fbb878 100644 --- a/sim/testsuite/sim/cris/asm/movemrv10.ms +++ b/sim/testsuite/cris/asm/movemrv10.ms diff --git a/sim/testsuite/sim/cris/asm/movemrv32.ms b/sim/testsuite/cris/asm/movemrv32.ms index 15fcd4c..15fcd4c 100644 --- a/sim/testsuite/sim/cris/asm/movemrv32.ms +++ b/sim/testsuite/cris/asm/movemrv32.ms diff --git a/sim/testsuite/sim/cris/asm/movepcb.ms b/sim/testsuite/cris/asm/movepcb.ms index b06932e..b06932e 100644 --- a/sim/testsuite/sim/cris/asm/movepcb.ms +++ b/sim/testsuite/cris/asm/movepcb.ms diff --git a/sim/testsuite/sim/cris/asm/movepcd.ms b/sim/testsuite/cris/asm/movepcd.ms index 2ed0060..2ed0060 100644 --- a/sim/testsuite/sim/cris/asm/movepcd.ms +++ b/sim/testsuite/cris/asm/movepcd.ms diff --git a/sim/testsuite/sim/cris/asm/movepcw.ms b/sim/testsuite/cris/asm/movepcw.ms index 0f3b6a2..0f3b6a2 100644 --- a/sim/testsuite/sim/cris/asm/movepcw.ms +++ b/sim/testsuite/cris/asm/movepcw.ms diff --git a/sim/testsuite/sim/cris/asm/moveq.ms b/sim/testsuite/cris/asm/moveq.ms index 121cbda..121cbda 100644 --- a/sim/testsuite/sim/cris/asm/moveq.ms +++ b/sim/testsuite/cris/asm/moveq.ms diff --git a/sim/testsuite/sim/cris/asm/moveqpc.ms b/sim/testsuite/cris/asm/moveqpc.ms index d5e856b..d5e856b 100644 --- a/sim/testsuite/sim/cris/asm/moveqpc.ms +++ b/sim/testsuite/cris/asm/moveqpc.ms diff --git a/sim/testsuite/sim/cris/asm/mover.ms b/sim/testsuite/cris/asm/mover.ms index 41a6474..41a6474 100644 --- a/sim/testsuite/sim/cris/asm/mover.ms +++ b/sim/testsuite/cris/asm/mover.ms diff --git a/sim/testsuite/sim/cris/asm/moverbpc.ms b/sim/testsuite/cris/asm/moverbpc.ms index b5ea388..b5ea388 100644 --- a/sim/testsuite/sim/cris/asm/moverbpc.ms +++ b/sim/testsuite/cris/asm/moverbpc.ms diff --git a/sim/testsuite/sim/cris/asm/moverdpc.ms b/sim/testsuite/cris/asm/moverdpc.ms index b5ea388..b5ea388 100644 --- a/sim/testsuite/sim/cris/asm/moverdpc.ms +++ b/sim/testsuite/cris/asm/moverdpc.ms diff --git a/sim/testsuite/sim/cris/asm/moverm.ms b/sim/testsuite/cris/asm/moverm.ms index be8126f..be8126f 100644 --- a/sim/testsuite/sim/cris/asm/moverm.ms +++ b/sim/testsuite/cris/asm/moverm.ms diff --git a/sim/testsuite/sim/cris/asm/moverpcb.ms b/sim/testsuite/cris/asm/moverpcb.ms index 13e04b1..13e04b1 100644 --- a/sim/testsuite/sim/cris/asm/moverpcb.ms +++ b/sim/testsuite/cris/asm/moverpcb.ms diff --git a/sim/testsuite/sim/cris/asm/moverpcd.ms b/sim/testsuite/cris/asm/moverpcd.ms index b7a54ea..b7a54ea 100644 --- a/sim/testsuite/sim/cris/asm/moverpcd.ms +++ b/sim/testsuite/cris/asm/moverpcd.ms diff --git a/sim/testsuite/sim/cris/asm/moverpcw.ms b/sim/testsuite/cris/asm/moverpcw.ms index 9b8f929..9b8f929 100644 --- a/sim/testsuite/sim/cris/asm/moverpcw.ms +++ b/sim/testsuite/cris/asm/moverpcw.ms diff --git a/sim/testsuite/sim/cris/asm/moverwpc.ms b/sim/testsuite/cris/asm/moverwpc.ms index b5ea388..b5ea388 100644 --- a/sim/testsuite/sim/cris/asm/moverwpc.ms +++ b/sim/testsuite/cris/asm/moverwpc.ms diff --git a/sim/testsuite/sim/cris/asm/movesmp.ms b/sim/testsuite/cris/asm/movesmp.ms index a85dfc8..a85dfc8 100644 --- a/sim/testsuite/sim/cris/asm/movesmp.ms +++ b/sim/testsuite/cris/asm/movesmp.ms diff --git a/sim/testsuite/sim/cris/asm/movmp.ms b/sim/testsuite/cris/asm/movmp.ms index d864692..d864692 100644 --- a/sim/testsuite/sim/cris/asm/movmp.ms +++ b/sim/testsuite/cris/asm/movmp.ms diff --git a/sim/testsuite/sim/cris/asm/movmp8.ms b/sim/testsuite/cris/asm/movmp8.ms index ffb3854..ffb3854 100644 --- a/sim/testsuite/sim/cris/asm/movmp8.ms +++ b/sim/testsuite/cris/asm/movmp8.ms diff --git a/sim/testsuite/sim/cris/asm/movpmv10.ms b/sim/testsuite/cris/asm/movpmv10.ms index 72dcee7..72dcee7 100644 --- a/sim/testsuite/sim/cris/asm/movpmv10.ms +++ b/sim/testsuite/cris/asm/movpmv10.ms diff --git a/sim/testsuite/sim/cris/asm/movpmv32.ms b/sim/testsuite/cris/asm/movpmv32.ms index 6d17338..6d17338 100644 --- a/sim/testsuite/sim/cris/asm/movpmv32.ms +++ b/sim/testsuite/cris/asm/movpmv32.ms diff --git a/sim/testsuite/sim/cris/asm/movppc.ms b/sim/testsuite/cris/asm/movppc.ms index ee7e8d1..ee7e8d1 100644 --- a/sim/testsuite/sim/cris/asm/movppc.ms +++ b/sim/testsuite/cris/asm/movppc.ms diff --git a/sim/testsuite/sim/cris/asm/movpr.ms b/sim/testsuite/cris/asm/movpr.ms index 4279a73..4279a73 100644 --- a/sim/testsuite/sim/cris/asm/movpr.ms +++ b/sim/testsuite/cris/asm/movpr.ms diff --git a/sim/testsuite/sim/cris/asm/movprv10.ms b/sim/testsuite/cris/asm/movprv10.ms index 29a10b5..29a10b5 100644 --- a/sim/testsuite/sim/cris/asm/movprv10.ms +++ b/sim/testsuite/cris/asm/movprv10.ms diff --git a/sim/testsuite/sim/cris/asm/movprv32.ms b/sim/testsuite/cris/asm/movprv32.ms index 5a2f4dd..5a2f4dd 100644 --- a/sim/testsuite/sim/cris/asm/movprv32.ms +++ b/sim/testsuite/cris/asm/movprv32.ms diff --git a/sim/testsuite/sim/cris/asm/movrss.ms b/sim/testsuite/cris/asm/movrss.ms index 42305f9..42305f9 100644 --- a/sim/testsuite/sim/cris/asm/movrss.ms +++ b/sim/testsuite/cris/asm/movrss.ms diff --git a/sim/testsuite/sim/cris/asm/movscpc.ms b/sim/testsuite/cris/asm/movscpc.ms index 9861896..9861896 100644 --- a/sim/testsuite/sim/cris/asm/movscpc.ms +++ b/sim/testsuite/cris/asm/movscpc.ms diff --git a/sim/testsuite/sim/cris/asm/movscr.ms b/sim/testsuite/cris/asm/movscr.ms index 457cca8..457cca8 100644 --- a/sim/testsuite/sim/cris/asm/movscr.ms +++ b/sim/testsuite/cris/asm/movscr.ms diff --git a/sim/testsuite/sim/cris/asm/movsm.ms b/sim/testsuite/cris/asm/movsm.ms index 59973d1..59973d1 100644 --- a/sim/testsuite/sim/cris/asm/movsm.ms +++ b/sim/testsuite/cris/asm/movsm.ms diff --git a/sim/testsuite/sim/cris/asm/movsmpc.ms b/sim/testsuite/cris/asm/movsmpc.ms index 95f40ad..95f40ad 100644 --- a/sim/testsuite/sim/cris/asm/movsmpc.ms +++ b/sim/testsuite/cris/asm/movsmpc.ms diff --git a/sim/testsuite/sim/cris/asm/movsr.ms b/sim/testsuite/cris/asm/movsr.ms index 283975f..283975f 100644 --- a/sim/testsuite/sim/cris/asm/movsr.ms +++ b/sim/testsuite/cris/asm/movsr.ms diff --git a/sim/testsuite/sim/cris/asm/movsrpc.ms b/sim/testsuite/cris/asm/movsrpc.ms index 6971e37..6971e37 100644 --- a/sim/testsuite/sim/cris/asm/movsrpc.ms +++ b/sim/testsuite/cris/asm/movsrpc.ms diff --git a/sim/testsuite/sim/cris/asm/movssr.ms b/sim/testsuite/cris/asm/movssr.ms index 79e4fbd..79e4fbd 100644 --- a/sim/testsuite/sim/cris/asm/movssr.ms +++ b/sim/testsuite/cris/asm/movssr.ms diff --git a/sim/testsuite/sim/cris/asm/movucpc.ms b/sim/testsuite/cris/asm/movucpc.ms index aec82d1..aec82d1 100644 --- a/sim/testsuite/sim/cris/asm/movucpc.ms +++ b/sim/testsuite/cris/asm/movucpc.ms diff --git a/sim/testsuite/sim/cris/asm/movucr.ms b/sim/testsuite/cris/asm/movucr.ms index 7508ff8..7508ff8 100644 --- a/sim/testsuite/sim/cris/asm/movucr.ms +++ b/sim/testsuite/cris/asm/movucr.ms diff --git a/sim/testsuite/sim/cris/asm/movum.ms b/sim/testsuite/cris/asm/movum.ms index c6ea625..c6ea625 100644 --- a/sim/testsuite/sim/cris/asm/movum.ms +++ b/sim/testsuite/cris/asm/movum.ms diff --git a/sim/testsuite/sim/cris/asm/movumpc.ms b/sim/testsuite/cris/asm/movumpc.ms index 9bfc492..9bfc492 100644 --- a/sim/testsuite/sim/cris/asm/movumpc.ms +++ b/sim/testsuite/cris/asm/movumpc.ms diff --git a/sim/testsuite/sim/cris/asm/movur.ms b/sim/testsuite/cris/asm/movur.ms index a46d54d..a46d54d 100644 --- a/sim/testsuite/sim/cris/asm/movur.ms +++ b/sim/testsuite/cris/asm/movur.ms diff --git a/sim/testsuite/sim/cris/asm/movurpc.ms b/sim/testsuite/cris/asm/movurpc.ms index 3d75110..3d75110 100644 --- a/sim/testsuite/sim/cris/asm/movurpc.ms +++ b/sim/testsuite/cris/asm/movurpc.ms diff --git a/sim/testsuite/sim/cris/asm/mstep.ms b/sim/testsuite/cris/asm/mstep.ms index 74aa20d..74aa20d 100644 --- a/sim/testsuite/sim/cris/asm/mstep.ms +++ b/sim/testsuite/cris/asm/mstep.ms diff --git a/sim/testsuite/sim/cris/asm/msteppc1.ms b/sim/testsuite/cris/asm/msteppc1.ms index d21ffd7..d21ffd7 100644 --- a/sim/testsuite/sim/cris/asm/msteppc1.ms +++ b/sim/testsuite/cris/asm/msteppc1.ms diff --git a/sim/testsuite/sim/cris/asm/msteppc2.ms b/sim/testsuite/cris/asm/msteppc2.ms index 69bfbaf..69bfbaf 100644 --- a/sim/testsuite/sim/cris/asm/msteppc2.ms +++ b/sim/testsuite/cris/asm/msteppc2.ms diff --git a/sim/testsuite/sim/cris/asm/msteppc3.ms b/sim/testsuite/cris/asm/msteppc3.ms index 09e87a3..09e87a3 100644 --- a/sim/testsuite/sim/cris/asm/msteppc3.ms +++ b/sim/testsuite/cris/asm/msteppc3.ms diff --git a/sim/testsuite/sim/cris/asm/mulv10.ms b/sim/testsuite/cris/asm/mulv10.ms index 43511f7..43511f7 100644 --- a/sim/testsuite/sim/cris/asm/mulv10.ms +++ b/sim/testsuite/cris/asm/mulv10.ms diff --git a/sim/testsuite/sim/cris/asm/mulv32.ms b/sim/testsuite/cris/asm/mulv32.ms index 6d2edcb..6d2edcb 100644 --- a/sim/testsuite/sim/cris/asm/mulv32.ms +++ b/sim/testsuite/cris/asm/mulv32.ms diff --git a/sim/testsuite/sim/cris/asm/mulx.ms b/sim/testsuite/cris/asm/mulx.ms index 1fc6261..1fc6261 100644 --- a/sim/testsuite/sim/cris/asm/mulx.ms +++ b/sim/testsuite/cris/asm/mulx.ms diff --git a/sim/testsuite/sim/cris/asm/neg.ms b/sim/testsuite/cris/asm/neg.ms index 0a922a6..0a922a6 100644 --- a/sim/testsuite/sim/cris/asm/neg.ms +++ b/sim/testsuite/cris/asm/neg.ms diff --git a/sim/testsuite/sim/cris/asm/nonvcv32.ms b/sim/testsuite/cris/asm/nonvcv32.ms index 98af367..98af367 100644 --- a/sim/testsuite/sim/cris/asm/nonvcv32.ms +++ b/sim/testsuite/cris/asm/nonvcv32.ms diff --git a/sim/testsuite/sim/cris/asm/nopv10t.ms b/sim/testsuite/cris/asm/nopv10t.ms index d96eaf0..d96eaf0 100644 --- a/sim/testsuite/sim/cris/asm/nopv10t.ms +++ b/sim/testsuite/cris/asm/nopv10t.ms diff --git a/sim/testsuite/sim/cris/asm/nopv32t.ms b/sim/testsuite/cris/asm/nopv32t.ms index 794d19b..794d19b 100644 --- a/sim/testsuite/sim/cris/asm/nopv32t.ms +++ b/sim/testsuite/cris/asm/nopv32t.ms diff --git a/sim/testsuite/sim/cris/asm/nopv32t2.ms b/sim/testsuite/cris/asm/nopv32t2.ms index 760a539..760a539 100644 --- a/sim/testsuite/sim/cris/asm/nopv32t2.ms +++ b/sim/testsuite/cris/asm/nopv32t2.ms diff --git a/sim/testsuite/sim/cris/asm/nopv32t3.ms b/sim/testsuite/cris/asm/nopv32t3.ms index d8b2351..d8b2351 100644 --- a/sim/testsuite/sim/cris/asm/nopv32t3.ms +++ b/sim/testsuite/cris/asm/nopv32t3.ms diff --git a/sim/testsuite/sim/cris/asm/nopv32t4.ms b/sim/testsuite/cris/asm/nopv32t4.ms index 98f336b..98f336b 100644 --- a/sim/testsuite/sim/cris/asm/nopv32t4.ms +++ b/sim/testsuite/cris/asm/nopv32t4.ms diff --git a/sim/testsuite/sim/cris/asm/not.ms b/sim/testsuite/cris/asm/not.ms index 4416bbc..4416bbc 100644 --- a/sim/testsuite/sim/cris/asm/not.ms +++ b/sim/testsuite/cris/asm/not.ms diff --git a/sim/testsuite/sim/cris/asm/op3.ms b/sim/testsuite/cris/asm/op3.ms index 05e974c..05e974c 100644 --- a/sim/testsuite/sim/cris/asm/op3.ms +++ b/sim/testsuite/cris/asm/op3.ms diff --git a/sim/testsuite/sim/cris/asm/opterr1.ms b/sim/testsuite/cris/asm/opterr1.ms index 409f58b..409f58b 100644 --- a/sim/testsuite/sim/cris/asm/opterr1.ms +++ b/sim/testsuite/cris/asm/opterr1.ms diff --git a/sim/testsuite/sim/cris/asm/opterr2.ms b/sim/testsuite/cris/asm/opterr2.ms index 084d61e..084d61e 100644 --- a/sim/testsuite/sim/cris/asm/opterr2.ms +++ b/sim/testsuite/cris/asm/opterr2.ms diff --git a/sim/testsuite/sim/cris/asm/opterr3.ms b/sim/testsuite/cris/asm/opterr3.ms index 8d602be..8d602be 100644 --- a/sim/testsuite/sim/cris/asm/opterr3.ms +++ b/sim/testsuite/cris/asm/opterr3.ms diff --git a/sim/testsuite/sim/cris/asm/opterr4.ms b/sim/testsuite/cris/asm/opterr4.ms index a4ffc6b..a4ffc6b 100644 --- a/sim/testsuite/sim/cris/asm/opterr4.ms +++ b/sim/testsuite/cris/asm/opterr4.ms diff --git a/sim/testsuite/sim/cris/asm/opterr5.ms b/sim/testsuite/cris/asm/opterr5.ms index 3d1b591..3d1b591 100644 --- a/sim/testsuite/sim/cris/asm/opterr5.ms +++ b/sim/testsuite/cris/asm/opterr5.ms diff --git a/sim/testsuite/sim/cris/asm/option1.ms b/sim/testsuite/cris/asm/option1.ms index 387a01f..387a01f 100644 --- a/sim/testsuite/sim/cris/asm/option1.ms +++ b/sim/testsuite/cris/asm/option1.ms diff --git a/sim/testsuite/sim/cris/asm/option2.ms b/sim/testsuite/cris/asm/option2.ms index 4ac6a86..4ac6a86 100644 --- a/sim/testsuite/sim/cris/asm/option2.ms +++ b/sim/testsuite/cris/asm/option2.ms diff --git a/sim/testsuite/sim/cris/asm/option3.ms b/sim/testsuite/cris/asm/option3.ms index 75ddb44..75ddb44 100644 --- a/sim/testsuite/sim/cris/asm/option3.ms +++ b/sim/testsuite/cris/asm/option3.ms diff --git a/sim/testsuite/sim/cris/asm/option4.ms b/sim/testsuite/cris/asm/option4.ms index e0bc691..e0bc691 100644 --- a/sim/testsuite/sim/cris/asm/option4.ms +++ b/sim/testsuite/cris/asm/option4.ms diff --git a/sim/testsuite/sim/cris/asm/orc.ms b/sim/testsuite/cris/asm/orc.ms index d8fbe70..d8fbe70 100644 --- a/sim/testsuite/sim/cris/asm/orc.ms +++ b/sim/testsuite/cris/asm/orc.ms diff --git a/sim/testsuite/sim/cris/asm/orm.ms b/sim/testsuite/cris/asm/orm.ms index f2bdaae..f2bdaae 100644 --- a/sim/testsuite/sim/cris/asm/orm.ms +++ b/sim/testsuite/cris/asm/orm.ms diff --git a/sim/testsuite/sim/cris/asm/orq.ms b/sim/testsuite/cris/asm/orq.ms index 905a961..905a961 100644 --- a/sim/testsuite/sim/cris/asm/orq.ms +++ b/sim/testsuite/cris/asm/orq.ms diff --git a/sim/testsuite/sim/cris/asm/orr.ms b/sim/testsuite/cris/asm/orr.ms index 54d033b..54d033b 100644 --- a/sim/testsuite/sim/cris/asm/orr.ms +++ b/sim/testsuite/cris/asm/orr.ms diff --git a/sim/testsuite/sim/cris/asm/pcplus.ms b/sim/testsuite/cris/asm/pcplus.ms index 99cd46a..99cd46a 100644 --- a/sim/testsuite/sim/cris/asm/pcplus.ms +++ b/sim/testsuite/cris/asm/pcplus.ms diff --git a/sim/testsuite/sim/cris/asm/pid1.ms b/sim/testsuite/cris/asm/pid1.ms index 16e3489..16e3489 100644 --- a/sim/testsuite/sim/cris/asm/pid1.ms +++ b/sim/testsuite/cris/asm/pid1.ms diff --git a/sim/testsuite/sim/cris/asm/raw1.ms b/sim/testsuite/cris/asm/raw1.ms index fd2fcb2..fd2fcb2 100644 --- a/sim/testsuite/sim/cris/asm/raw1.ms +++ b/sim/testsuite/cris/asm/raw1.ms diff --git a/sim/testsuite/sim/cris/asm/raw10.ms b/sim/testsuite/cris/asm/raw10.ms index a9faee9..a9faee9 100644 --- a/sim/testsuite/sim/cris/asm/raw10.ms +++ b/sim/testsuite/cris/asm/raw10.ms diff --git a/sim/testsuite/sim/cris/asm/raw11.ms b/sim/testsuite/cris/asm/raw11.ms index 38bf274..38bf274 100644 --- a/sim/testsuite/sim/cris/asm/raw11.ms +++ b/sim/testsuite/cris/asm/raw11.ms diff --git a/sim/testsuite/sim/cris/asm/raw12.ms b/sim/testsuite/cris/asm/raw12.ms index d8ffa45..d8ffa45 100644 --- a/sim/testsuite/sim/cris/asm/raw12.ms +++ b/sim/testsuite/cris/asm/raw12.ms diff --git a/sim/testsuite/sim/cris/asm/raw13.ms b/sim/testsuite/cris/asm/raw13.ms index e5e2e52..e5e2e52 100644 --- a/sim/testsuite/sim/cris/asm/raw13.ms +++ b/sim/testsuite/cris/asm/raw13.ms diff --git a/sim/testsuite/sim/cris/asm/raw14.ms b/sim/testsuite/cris/asm/raw14.ms index f086328..f086328 100644 --- a/sim/testsuite/sim/cris/asm/raw14.ms +++ b/sim/testsuite/cris/asm/raw14.ms diff --git a/sim/testsuite/sim/cris/asm/raw15.ms b/sim/testsuite/cris/asm/raw15.ms index 3f49067..3f49067 100644 --- a/sim/testsuite/sim/cris/asm/raw15.ms +++ b/sim/testsuite/cris/asm/raw15.ms diff --git a/sim/testsuite/sim/cris/asm/raw16.ms b/sim/testsuite/cris/asm/raw16.ms index 07977cc..07977cc 100644 --- a/sim/testsuite/sim/cris/asm/raw16.ms +++ b/sim/testsuite/cris/asm/raw16.ms diff --git a/sim/testsuite/sim/cris/asm/raw17.ms b/sim/testsuite/cris/asm/raw17.ms index 07d18c5..07d18c5 100644 --- a/sim/testsuite/sim/cris/asm/raw17.ms +++ b/sim/testsuite/cris/asm/raw17.ms diff --git a/sim/testsuite/sim/cris/asm/raw2.ms b/sim/testsuite/cris/asm/raw2.ms index cbbc47d..cbbc47d 100644 --- a/sim/testsuite/sim/cris/asm/raw2.ms +++ b/sim/testsuite/cris/asm/raw2.ms diff --git a/sim/testsuite/sim/cris/asm/raw3.ms b/sim/testsuite/cris/asm/raw3.ms index 1c9a86b..1c9a86b 100644 --- a/sim/testsuite/sim/cris/asm/raw3.ms +++ b/sim/testsuite/cris/asm/raw3.ms diff --git a/sim/testsuite/sim/cris/asm/raw4.ms b/sim/testsuite/cris/asm/raw4.ms index 75a77e9..75a77e9 100644 --- a/sim/testsuite/sim/cris/asm/raw4.ms +++ b/sim/testsuite/cris/asm/raw4.ms diff --git a/sim/testsuite/sim/cris/asm/raw5.ms b/sim/testsuite/cris/asm/raw5.ms index 670e143..670e143 100644 --- a/sim/testsuite/sim/cris/asm/raw5.ms +++ b/sim/testsuite/cris/asm/raw5.ms diff --git a/sim/testsuite/sim/cris/asm/raw6.ms b/sim/testsuite/cris/asm/raw6.ms index d6e6636..d6e6636 100644 --- a/sim/testsuite/sim/cris/asm/raw6.ms +++ b/sim/testsuite/cris/asm/raw6.ms diff --git a/sim/testsuite/sim/cris/asm/raw7.ms b/sim/testsuite/cris/asm/raw7.ms index 99da5f7..99da5f7 100644 --- a/sim/testsuite/sim/cris/asm/raw7.ms +++ b/sim/testsuite/cris/asm/raw7.ms diff --git a/sim/testsuite/sim/cris/asm/raw8.ms b/sim/testsuite/cris/asm/raw8.ms index 8e42b95..8e42b95 100644 --- a/sim/testsuite/sim/cris/asm/raw8.ms +++ b/sim/testsuite/cris/asm/raw8.ms diff --git a/sim/testsuite/sim/cris/asm/raw9.ms b/sim/testsuite/cris/asm/raw9.ms index 5c3881e..5c3881e 100644 --- a/sim/testsuite/sim/cris/asm/raw9.ms +++ b/sim/testsuite/cris/asm/raw9.ms diff --git a/sim/testsuite/sim/cris/asm/ret.ms b/sim/testsuite/cris/asm/ret.ms index 578c5e1..578c5e1 100644 --- a/sim/testsuite/sim/cris/asm/ret.ms +++ b/sim/testsuite/cris/asm/ret.ms diff --git a/sim/testsuite/sim/cris/asm/rfe.ms b/sim/testsuite/cris/asm/rfe.ms index 8d53778..8d53778 100644 --- a/sim/testsuite/sim/cris/asm/rfe.ms +++ b/sim/testsuite/cris/asm/rfe.ms diff --git a/sim/testsuite/sim/cris/asm/rfg.ms b/sim/testsuite/cris/asm/rfg.ms index aa664b2..aa664b2 100644 --- a/sim/testsuite/sim/cris/asm/rfg.ms +++ b/sim/testsuite/cris/asm/rfg.ms diff --git a/sim/testsuite/sim/cris/asm/rfn.ms b/sim/testsuite/cris/asm/rfn.ms index 8f12530..8f12530 100644 --- a/sim/testsuite/sim/cris/asm/rfn.ms +++ b/sim/testsuite/cris/asm/rfn.ms diff --git a/sim/testsuite/sim/cris/asm/sbfs.ms b/sim/testsuite/cris/asm/sbfs.ms index 5714b52..5714b52 100644 --- a/sim/testsuite/sim/cris/asm/sbfs.ms +++ b/sim/testsuite/cris/asm/sbfs.ms diff --git a/sim/testsuite/sim/cris/asm/scc.ms b/sim/testsuite/cris/asm/scc.ms index 5925f8a..5925f8a 100644 --- a/sim/testsuite/sim/cris/asm/scc.ms +++ b/sim/testsuite/cris/asm/scc.ms diff --git a/sim/testsuite/sim/cris/asm/sfe.ms b/sim/testsuite/cris/asm/sfe.ms index b4b8e7c..b4b8e7c 100644 --- a/sim/testsuite/sim/cris/asm/sfe.ms +++ b/sim/testsuite/cris/asm/sfe.ms diff --git a/sim/testsuite/sim/cris/asm/subc.ms b/sim/testsuite/cris/asm/subc.ms index 35d4e84..35d4e84 100644 --- a/sim/testsuite/sim/cris/asm/subc.ms +++ b/sim/testsuite/cris/asm/subc.ms diff --git a/sim/testsuite/sim/cris/asm/subm.ms b/sim/testsuite/cris/asm/subm.ms index d84f34a..d84f34a 100644 --- a/sim/testsuite/sim/cris/asm/subm.ms +++ b/sim/testsuite/cris/asm/subm.ms diff --git a/sim/testsuite/sim/cris/asm/subq.ms b/sim/testsuite/cris/asm/subq.ms index 7b09267..7b09267 100644 --- a/sim/testsuite/sim/cris/asm/subq.ms +++ b/sim/testsuite/cris/asm/subq.ms diff --git a/sim/testsuite/sim/cris/asm/subqpc.ms b/sim/testsuite/cris/asm/subqpc.ms index e2679a3..e2679a3 100644 --- a/sim/testsuite/sim/cris/asm/subqpc.ms +++ b/sim/testsuite/cris/asm/subqpc.ms diff --git a/sim/testsuite/sim/cris/asm/subr.ms b/sim/testsuite/cris/asm/subr.ms index ea77b77..ea77b77 100644 --- a/sim/testsuite/sim/cris/asm/subr.ms +++ b/sim/testsuite/cris/asm/subr.ms diff --git a/sim/testsuite/sim/cris/asm/subxc.ms b/sim/testsuite/cris/asm/subxc.ms index bd76adb..bd76adb 100644 --- a/sim/testsuite/sim/cris/asm/subxc.ms +++ b/sim/testsuite/cris/asm/subxc.ms diff --git a/sim/testsuite/sim/cris/asm/subxm.ms b/sim/testsuite/cris/asm/subxm.ms index a4537d1..a4537d1 100644 --- a/sim/testsuite/sim/cris/asm/subxm.ms +++ b/sim/testsuite/cris/asm/subxm.ms diff --git a/sim/testsuite/sim/cris/asm/subxr.ms b/sim/testsuite/cris/asm/subxr.ms index e894596..e894596 100644 --- a/sim/testsuite/sim/cris/asm/subxr.ms +++ b/sim/testsuite/cris/asm/subxr.ms diff --git a/sim/testsuite/sim/cris/asm/swap.ms b/sim/testsuite/cris/asm/swap.ms index de7ca49..de7ca49 100644 --- a/sim/testsuite/sim/cris/asm/swap.ms +++ b/sim/testsuite/cris/asm/swap.ms diff --git a/sim/testsuite/sim/cris/asm/tb.ms b/sim/testsuite/cris/asm/tb.ms index eb6eaf9..eb6eaf9 100644 --- a/sim/testsuite/sim/cris/asm/tb.ms +++ b/sim/testsuite/cris/asm/tb.ms diff --git a/sim/testsuite/sim/cris/asm/test.ms b/sim/testsuite/cris/asm/test.ms index 93c4f59..93c4f59 100644 --- a/sim/testsuite/sim/cris/asm/test.ms +++ b/sim/testsuite/cris/asm/test.ms diff --git a/sim/testsuite/sim/cris/asm/testutils.inc b/sim/testsuite/cris/asm/testutils.inc index 962f4fc..962f4fc 100644 --- a/sim/testsuite/sim/cris/asm/testutils.inc +++ b/sim/testsuite/cris/asm/testutils.inc diff --git a/sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms b/sim/testsuite/cris/asm/tjmpsrv32-2.ms index dee0b29..dee0b29 100644 --- a/sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms +++ b/sim/testsuite/cris/asm/tjmpsrv32-2.ms diff --git a/sim/testsuite/sim/cris/asm/tjmpsrv32.ms b/sim/testsuite/cris/asm/tjmpsrv32.ms index 1781c4f..1781c4f 100644 --- a/sim/testsuite/sim/cris/asm/tjmpsrv32.ms +++ b/sim/testsuite/cris/asm/tjmpsrv32.ms diff --git a/sim/testsuite/sim/cris/asm/tjsrcv10.ms b/sim/testsuite/cris/asm/tjsrcv10.ms index 3bc6946..3bc6946 100644 --- a/sim/testsuite/sim/cris/asm/tjsrcv10.ms +++ b/sim/testsuite/cris/asm/tjsrcv10.ms diff --git a/sim/testsuite/sim/cris/asm/tjsrcv32.ms b/sim/testsuite/cris/asm/tjsrcv32.ms index a777f01..a777f01 100644 --- a/sim/testsuite/sim/cris/asm/tjsrcv32.ms +++ b/sim/testsuite/cris/asm/tjsrcv32.ms diff --git a/sim/testsuite/sim/cris/asm/tmemv10.ms b/sim/testsuite/cris/asm/tmemv10.ms index 40b32a9..40b32a9 100644 --- a/sim/testsuite/sim/cris/asm/tmemv10.ms +++ b/sim/testsuite/cris/asm/tmemv10.ms diff --git a/sim/testsuite/sim/cris/asm/tmemv32.ms b/sim/testsuite/cris/asm/tmemv32.ms index 81ce211..81ce211 100644 --- a/sim/testsuite/sim/cris/asm/tmemv32.ms +++ b/sim/testsuite/cris/asm/tmemv32.ms diff --git a/sim/testsuite/sim/cris/asm/tmulv10.ms b/sim/testsuite/cris/asm/tmulv10.ms index 3d855a2..3d855a2 100644 --- a/sim/testsuite/sim/cris/asm/tmulv10.ms +++ b/sim/testsuite/cris/asm/tmulv10.ms diff --git a/sim/testsuite/sim/cris/asm/tmulv32.ms b/sim/testsuite/cris/asm/tmulv32.ms index 3326054..3326054 100644 --- a/sim/testsuite/sim/cris/asm/tmulv32.ms +++ b/sim/testsuite/cris/asm/tmulv32.ms diff --git a/sim/testsuite/sim/cris/asm/tmvm1.ms b/sim/testsuite/cris/asm/tmvm1.ms index c1c925d..c1c925d 100644 --- a/sim/testsuite/sim/cris/asm/tmvm1.ms +++ b/sim/testsuite/cris/asm/tmvm1.ms diff --git a/sim/testsuite/sim/cris/asm/tmvm2.ms b/sim/testsuite/cris/asm/tmvm2.ms index 176d3cc..176d3cc 100644 --- a/sim/testsuite/sim/cris/asm/tmvm2.ms +++ b/sim/testsuite/cris/asm/tmvm2.ms diff --git a/sim/testsuite/sim/cris/asm/tmvmrv10.ms b/sim/testsuite/cris/asm/tmvmrv10.ms index 66b9b1f..66b9b1f 100644 --- a/sim/testsuite/sim/cris/asm/tmvmrv10.ms +++ b/sim/testsuite/cris/asm/tmvmrv10.ms diff --git a/sim/testsuite/sim/cris/asm/tmvmrv32.ms b/sim/testsuite/cris/asm/tmvmrv32.ms index 0501747..0501747 100644 --- a/sim/testsuite/sim/cris/asm/tmvmrv32.ms +++ b/sim/testsuite/cris/asm/tmvmrv32.ms diff --git a/sim/testsuite/sim/cris/asm/tmvrmv10.ms b/sim/testsuite/cris/asm/tmvrmv10.ms index c782997..c782997 100644 --- a/sim/testsuite/sim/cris/asm/tmvrmv10.ms +++ b/sim/testsuite/cris/asm/tmvrmv10.ms diff --git a/sim/testsuite/sim/cris/asm/tmvrmv32.ms b/sim/testsuite/cris/asm/tmvrmv32.ms index 339ab20..339ab20 100644 --- a/sim/testsuite/sim/cris/asm/tmvrmv32.ms +++ b/sim/testsuite/cris/asm/tmvrmv32.ms diff --git a/sim/testsuite/sim/cris/asm/user.ms b/sim/testsuite/cris/asm/user.ms index f6115bb..f6115bb 100644 --- a/sim/testsuite/sim/cris/asm/user.ms +++ b/sim/testsuite/cris/asm/user.ms diff --git a/sim/testsuite/sim/cris/asm/x0-v10.ms b/sim/testsuite/cris/asm/x0-v10.ms index 432819a..432819a 100644 --- a/sim/testsuite/sim/cris/asm/x0-v10.ms +++ b/sim/testsuite/cris/asm/x0-v10.ms diff --git a/sim/testsuite/sim/cris/asm/x0-v32.ms b/sim/testsuite/cris/asm/x0-v32.ms index bbcb0ec..bbcb0ec 100644 --- a/sim/testsuite/sim/cris/asm/x0-v32.ms +++ b/sim/testsuite/cris/asm/x0-v32.ms diff --git a/sim/testsuite/sim/cris/asm/x1-v10.ms b/sim/testsuite/cris/asm/x1-v10.ms index bfc4859..bfc4859 100644 --- a/sim/testsuite/sim/cris/asm/x1-v10.ms +++ b/sim/testsuite/cris/asm/x1-v10.ms diff --git a/sim/testsuite/sim/cris/asm/x1-v32.ms b/sim/testsuite/cris/asm/x1-v32.ms index d37cfdd..d37cfdd 100644 --- a/sim/testsuite/sim/cris/asm/x1-v32.ms +++ b/sim/testsuite/cris/asm/x1-v32.ms diff --git a/sim/testsuite/sim/cris/asm/x10-v10.ms b/sim/testsuite/cris/asm/x10-v10.ms index 4b7e4aa..4b7e4aa 100644 --- a/sim/testsuite/sim/cris/asm/x10-v10.ms +++ b/sim/testsuite/cris/asm/x10-v10.ms diff --git a/sim/testsuite/sim/cris/asm/x2-v10.ms b/sim/testsuite/cris/asm/x2-v10.ms index e2d5bbf..e2d5bbf 100644 --- a/sim/testsuite/sim/cris/asm/x2-v10.ms +++ b/sim/testsuite/cris/asm/x2-v10.ms diff --git a/sim/testsuite/sim/cris/asm/x2-v32.ms b/sim/testsuite/cris/asm/x2-v32.ms index 0fdfcfd..0fdfcfd 100644 --- a/sim/testsuite/sim/cris/asm/x2-v32.ms +++ b/sim/testsuite/cris/asm/x2-v32.ms diff --git a/sim/testsuite/sim/cris/asm/x3-v10.ms b/sim/testsuite/cris/asm/x3-v10.ms index fc54f3c..fc54f3c 100644 --- a/sim/testsuite/sim/cris/asm/x3-v10.ms +++ b/sim/testsuite/cris/asm/x3-v10.ms diff --git a/sim/testsuite/sim/cris/asm/x3-v32.ms b/sim/testsuite/cris/asm/x3-v32.ms index 93a7436..93a7436 100644 --- a/sim/testsuite/sim/cris/asm/x3-v32.ms +++ b/sim/testsuite/cris/asm/x3-v32.ms diff --git a/sim/testsuite/sim/cris/asm/x4-v32.ms b/sim/testsuite/cris/asm/x4-v32.ms index 056c05c..056c05c 100644 --- a/sim/testsuite/sim/cris/asm/x4-v32.ms +++ b/sim/testsuite/cris/asm/x4-v32.ms diff --git a/sim/testsuite/sim/cris/asm/x5-v10.ms b/sim/testsuite/cris/asm/x5-v10.ms index ec5023e..ec5023e 100644 --- a/sim/testsuite/sim/cris/asm/x5-v10.ms +++ b/sim/testsuite/cris/asm/x5-v10.ms diff --git a/sim/testsuite/sim/cris/asm/x5-v32.ms b/sim/testsuite/cris/asm/x5-v32.ms index 62b3fca..62b3fca 100644 --- a/sim/testsuite/sim/cris/asm/x5-v32.ms +++ b/sim/testsuite/cris/asm/x5-v32.ms diff --git a/sim/testsuite/sim/cris/asm/x6-v10.ms b/sim/testsuite/cris/asm/x6-v10.ms index 910daf8..910daf8 100644 --- a/sim/testsuite/sim/cris/asm/x6-v10.ms +++ b/sim/testsuite/cris/asm/x6-v10.ms diff --git a/sim/testsuite/sim/cris/asm/x6-v32.ms b/sim/testsuite/cris/asm/x6-v32.ms index 19c5ada..19c5ada 100644 --- a/sim/testsuite/sim/cris/asm/x6-v32.ms +++ b/sim/testsuite/cris/asm/x6-v32.ms diff --git a/sim/testsuite/sim/cris/asm/x7-v10.ms b/sim/testsuite/cris/asm/x7-v10.ms index 8b548ff..8b548ff 100644 --- a/sim/testsuite/sim/cris/asm/x7-v10.ms +++ b/sim/testsuite/cris/asm/x7-v10.ms diff --git a/sim/testsuite/sim/cris/asm/x7-v32.ms b/sim/testsuite/cris/asm/x7-v32.ms index ea98ef0..ea98ef0 100644 --- a/sim/testsuite/sim/cris/asm/x7-v32.ms +++ b/sim/testsuite/cris/asm/x7-v32.ms diff --git a/sim/testsuite/sim/cris/asm/x8-v10.ms b/sim/testsuite/cris/asm/x8-v10.ms index 672cc21..672cc21 100644 --- a/sim/testsuite/sim/cris/asm/x8-v10.ms +++ b/sim/testsuite/cris/asm/x8-v10.ms diff --git a/sim/testsuite/sim/cris/asm/x9-v10.ms b/sim/testsuite/cris/asm/x9-v10.ms index 68472be..68472be 100644 --- a/sim/testsuite/sim/cris/asm/x9-v10.ms +++ b/sim/testsuite/cris/asm/x9-v10.ms diff --git a/sim/testsuite/sim/cris/asm/xor.ms b/sim/testsuite/cris/asm/xor.ms index 2095dea..2095dea 100644 --- a/sim/testsuite/sim/cris/asm/xor.ms +++ b/sim/testsuite/cris/asm/xor.ms diff --git a/sim/testsuite/sim/cris/c/access1.c b/sim/testsuite/cris/c/access1.c index ba9be34..ba9be34 100644 --- a/sim/testsuite/sim/cris/c/access1.c +++ b/sim/testsuite/cris/c/access1.c diff --git a/sim/testsuite/sim/cris/c/append1.c b/sim/testsuite/cris/c/append1.c index 0acd59d..0acd59d 100644 --- a/sim/testsuite/sim/cris/c/append1.c +++ b/sim/testsuite/cris/c/append1.c diff --git a/sim/testsuite/sim/cris/c/badldso1.c b/sim/testsuite/cris/c/badldso1.c index 58caa8d..58caa8d 100644 --- a/sim/testsuite/sim/cris/c/badldso1.c +++ b/sim/testsuite/cris/c/badldso1.c diff --git a/sim/testsuite/sim/cris/c/badldso2.c b/sim/testsuite/cris/c/badldso2.c index db28889..db28889 100644 --- a/sim/testsuite/sim/cris/c/badldso2.c +++ b/sim/testsuite/cris/c/badldso2.c diff --git a/sim/testsuite/sim/cris/c/badldso3.c b/sim/testsuite/cris/c/badldso3.c index 3f9509b..3f9509b 100644 --- a/sim/testsuite/sim/cris/c/badldso3.c +++ b/sim/testsuite/cris/c/badldso3.c diff --git a/sim/testsuite/sim/cris/c/c.exp b/sim/testsuite/cris/c/c.exp index 08ea188..08ea188 100644 --- a/sim/testsuite/sim/cris/c/c.exp +++ b/sim/testsuite/cris/c/c.exp diff --git a/sim/testsuite/sim/cris/c/clone1.c b/sim/testsuite/cris/c/clone1.c index 163b186..163b186 100644 --- a/sim/testsuite/sim/cris/c/clone1.c +++ b/sim/testsuite/cris/c/clone1.c diff --git a/sim/testsuite/sim/cris/c/clone2.c b/sim/testsuite/cris/c/clone2.c index e433a77..e433a77 100644 --- a/sim/testsuite/sim/cris/c/clone2.c +++ b/sim/testsuite/cris/c/clone2.c diff --git a/sim/testsuite/sim/cris/c/clone3.c b/sim/testsuite/cris/c/clone3.c index 0a97484..0a97484 100644 --- a/sim/testsuite/sim/cris/c/clone3.c +++ b/sim/testsuite/cris/c/clone3.c diff --git a/sim/testsuite/sim/cris/c/clone4.c b/sim/testsuite/cris/c/clone4.c index 81489dd..81489dd 100644 --- a/sim/testsuite/sim/cris/c/clone4.c +++ b/sim/testsuite/cris/c/clone4.c diff --git a/sim/testsuite/sim/cris/c/clone5.c b/sim/testsuite/cris/c/clone5.c index 9380a1e..9380a1e 100644 --- a/sim/testsuite/sim/cris/c/clone5.c +++ b/sim/testsuite/cris/c/clone5.c diff --git a/sim/testsuite/sim/cris/c/clone6.c b/sim/testsuite/cris/c/clone6.c index 586b5c6..586b5c6 100644 --- a/sim/testsuite/sim/cris/c/clone6.c +++ b/sim/testsuite/cris/c/clone6.c diff --git a/sim/testsuite/sim/cris/c/ex1.c b/sim/testsuite/cris/c/ex1.c index 2447319..2447319 100644 --- a/sim/testsuite/sim/cris/c/ex1.c +++ b/sim/testsuite/cris/c/ex1.c diff --git a/sim/testsuite/sim/cris/c/exitg1.c b/sim/testsuite/cris/c/exitg1.c index 0b4c425..0b4c425 100644 --- a/sim/testsuite/sim/cris/c/exitg1.c +++ b/sim/testsuite/cris/c/exitg1.c diff --git a/sim/testsuite/sim/cris/c/exitg2.c b/sim/testsuite/cris/c/exitg2.c index e222cc4..e222cc4 100644 --- a/sim/testsuite/sim/cris/c/exitg2.c +++ b/sim/testsuite/cris/c/exitg2.c diff --git a/sim/testsuite/sim/cris/c/fcntl1.c b/sim/testsuite/cris/c/fcntl1.c index 032f6b5..032f6b5 100644 --- a/sim/testsuite/sim/cris/c/fcntl1.c +++ b/sim/testsuite/cris/c/fcntl1.c diff --git a/sim/testsuite/sim/cris/c/fcntl2.c b/sim/testsuite/cris/c/fcntl2.c index fc9f95b..fc9f95b 100644 --- a/sim/testsuite/sim/cris/c/fcntl2.c +++ b/sim/testsuite/cris/c/fcntl2.c diff --git a/sim/testsuite/sim/cris/c/fdopen1.c b/sim/testsuite/cris/c/fdopen1.c index cdfe19a..cdfe19a 100644 --- a/sim/testsuite/sim/cris/c/fdopen1.c +++ b/sim/testsuite/cris/c/fdopen1.c diff --git a/sim/testsuite/sim/cris/c/fdopen2.c b/sim/testsuite/cris/c/fdopen2.c index 6a59f36..6a59f36 100644 --- a/sim/testsuite/sim/cris/c/fdopen2.c +++ b/sim/testsuite/cris/c/fdopen2.c diff --git a/sim/testsuite/sim/cris/c/freopen1.c b/sim/testsuite/cris/c/freopen1.c index 0e0f28d..0e0f28d 100644 --- a/sim/testsuite/sim/cris/c/freopen1.c +++ b/sim/testsuite/cris/c/freopen1.c diff --git a/sim/testsuite/sim/cris/c/freopen2.c b/sim/testsuite/cris/c/freopen2.c index 3959607..3959607 100644 --- a/sim/testsuite/sim/cris/c/freopen2.c +++ b/sim/testsuite/cris/c/freopen2.c diff --git a/sim/testsuite/sim/cris/c/ftruncate1.c b/sim/testsuite/cris/c/ftruncate1.c index 46b8756..46b8756 100644 --- a/sim/testsuite/sim/cris/c/ftruncate1.c +++ b/sim/testsuite/cris/c/ftruncate1.c diff --git a/sim/testsuite/sim/cris/c/ftruncate2.c b/sim/testsuite/cris/c/ftruncate2.c index f1ef18c..f1ef18c 100644 --- a/sim/testsuite/sim/cris/c/ftruncate2.c +++ b/sim/testsuite/cris/c/ftruncate2.c diff --git a/sim/testsuite/sim/cris/c/getcwd1.c b/sim/testsuite/cris/c/getcwd1.c index 3838916..3838916 100644 --- a/sim/testsuite/sim/cris/c/getcwd1.c +++ b/sim/testsuite/cris/c/getcwd1.c diff --git a/sim/testsuite/sim/cris/c/gettod.c b/sim/testsuite/cris/c/gettod.c index 18a000c..18a000c 100644 --- a/sim/testsuite/sim/cris/c/gettod.c +++ b/sim/testsuite/cris/c/gettod.c diff --git a/sim/testsuite/sim/cris/c/hello.c b/sim/testsuite/cris/c/hello.c index fb403ba..fb403ba 100644 --- a/sim/testsuite/sim/cris/c/hello.c +++ b/sim/testsuite/cris/c/hello.c diff --git a/sim/testsuite/sim/cris/c/helloaout.c b/sim/testsuite/cris/c/helloaout.c index c71a658..c71a658 100644 --- a/sim/testsuite/sim/cris/c/helloaout.c +++ b/sim/testsuite/cris/c/helloaout.c diff --git a/sim/testsuite/sim/cris/c/hellodyn.c b/sim/testsuite/cris/c/hellodyn.c index dc8042f..dc8042f 100644 --- a/sim/testsuite/sim/cris/c/hellodyn.c +++ b/sim/testsuite/cris/c/hellodyn.c diff --git a/sim/testsuite/sim/cris/c/hellodyn2.c b/sim/testsuite/cris/c/hellodyn2.c index 00f5369..00f5369 100644 --- a/sim/testsuite/sim/cris/c/hellodyn2.c +++ b/sim/testsuite/cris/c/hellodyn2.c diff --git a/sim/testsuite/sim/cris/c/hellodyn3.c b/sim/testsuite/cris/c/hellodyn3.c index 8ae3a4f..8ae3a4f 100644 --- a/sim/testsuite/sim/cris/c/hellodyn3.c +++ b/sim/testsuite/cris/c/hellodyn3.c diff --git a/sim/testsuite/sim/cris/c/kill1.c b/sim/testsuite/cris/c/kill1.c index e5c53a0..e5c53a0 100644 --- a/sim/testsuite/sim/cris/c/kill1.c +++ b/sim/testsuite/cris/c/kill1.c diff --git a/sim/testsuite/sim/cris/c/kill2.c b/sim/testsuite/cris/c/kill2.c index 0a79db0..0a79db0 100644 --- a/sim/testsuite/sim/cris/c/kill2.c +++ b/sim/testsuite/cris/c/kill2.c diff --git a/sim/testsuite/sim/cris/c/kill3.c b/sim/testsuite/cris/c/kill3.c index c0e2179..c0e2179 100644 --- a/sim/testsuite/sim/cris/c/kill3.c +++ b/sim/testsuite/cris/c/kill3.c diff --git a/sim/testsuite/sim/cris/c/mapbrk.c b/sim/testsuite/cris/c/mapbrk.c index 1aff762..1aff762 100644 --- a/sim/testsuite/sim/cris/c/mapbrk.c +++ b/sim/testsuite/cris/c/mapbrk.c diff --git a/sim/testsuite/sim/cris/c/mmap1.c b/sim/testsuite/cris/c/mmap1.c index 9db94c1..9db94c1 100644 --- a/sim/testsuite/sim/cris/c/mmap1.c +++ b/sim/testsuite/cris/c/mmap1.c diff --git a/sim/testsuite/sim/cris/c/mmap2.c b/sim/testsuite/cris/c/mmap2.c index 35139a0..35139a0 100644 --- a/sim/testsuite/sim/cris/c/mmap2.c +++ b/sim/testsuite/cris/c/mmap2.c diff --git a/sim/testsuite/sim/cris/c/mmap3.c b/sim/testsuite/cris/c/mmap3.c index 34401fa..34401fa 100644 --- a/sim/testsuite/sim/cris/c/mmap3.c +++ b/sim/testsuite/cris/c/mmap3.c diff --git a/sim/testsuite/sim/cris/c/mmap4.c b/sim/testsuite/cris/c/mmap4.c index b3a66e4..b3a66e4 100644 --- a/sim/testsuite/sim/cris/c/mmap4.c +++ b/sim/testsuite/cris/c/mmap4.c diff --git a/sim/testsuite/sim/cris/c/mmap5.c b/sim/testsuite/cris/c/mmap5.c index 95f00c3..95f00c3 100644 --- a/sim/testsuite/sim/cris/c/mmap5.c +++ b/sim/testsuite/cris/c/mmap5.c diff --git a/sim/testsuite/sim/cris/c/mmap6.c b/sim/testsuite/cris/c/mmap6.c index 929d9cc..929d9cc 100644 --- a/sim/testsuite/sim/cris/c/mmap6.c +++ b/sim/testsuite/cris/c/mmap6.c diff --git a/sim/testsuite/sim/cris/c/mmap7.c b/sim/testsuite/cris/c/mmap7.c index c4b14b0..c4b14b0 100644 --- a/sim/testsuite/sim/cris/c/mmap7.c +++ b/sim/testsuite/cris/c/mmap7.c diff --git a/sim/testsuite/sim/cris/c/mmap8.c b/sim/testsuite/cris/c/mmap8.c index 0564c79..0564c79 100644 --- a/sim/testsuite/sim/cris/c/mmap8.c +++ b/sim/testsuite/cris/c/mmap8.c diff --git a/sim/testsuite/sim/cris/c/mprotect1.c b/sim/testsuite/cris/c/mprotect1.c index 8dae50b..8dae50b 100644 --- a/sim/testsuite/sim/cris/c/mprotect1.c +++ b/sim/testsuite/cris/c/mprotect1.c diff --git a/sim/testsuite/sim/cris/c/mprotect2.c b/sim/testsuite/cris/c/mprotect2.c index 4d83945..4d83945 100644 --- a/sim/testsuite/sim/cris/c/mprotect2.c +++ b/sim/testsuite/cris/c/mprotect2.c diff --git a/sim/testsuite/sim/cris/c/mremap.c b/sim/testsuite/cris/c/mremap.c index e78a8a4..e78a8a4 100644 --- a/sim/testsuite/sim/cris/c/mremap.c +++ b/sim/testsuite/cris/c/mremap.c diff --git a/sim/testsuite/sim/cris/c/openpf1.c b/sim/testsuite/cris/c/openpf1.c index e0d8e5c..e0d8e5c 100644 --- a/sim/testsuite/sim/cris/c/openpf1.c +++ b/sim/testsuite/cris/c/openpf1.c diff --git a/sim/testsuite/sim/cris/c/openpf2.c b/sim/testsuite/cris/c/openpf2.c index 50337b1..50337b1 100644 --- a/sim/testsuite/sim/cris/c/openpf2.c +++ b/sim/testsuite/cris/c/openpf2.c diff --git a/sim/testsuite/sim/cris/c/openpf3.c b/sim/testsuite/cris/c/openpf3.c index 557adee..557adee 100644 --- a/sim/testsuite/sim/cris/c/openpf3.c +++ b/sim/testsuite/cris/c/openpf3.c diff --git a/sim/testsuite/sim/cris/c/openpf4.c b/sim/testsuite/cris/c/openpf4.c index d3fdcfe..d3fdcfe 100644 --- a/sim/testsuite/sim/cris/c/openpf4.c +++ b/sim/testsuite/cris/c/openpf4.c diff --git a/sim/testsuite/sim/cris/c/openpf5.c b/sim/testsuite/cris/c/openpf5.c index 1f86ea2..1f86ea2 100644 --- a/sim/testsuite/sim/cris/c/openpf5.c +++ b/sim/testsuite/cris/c/openpf5.c diff --git a/sim/testsuite/sim/cris/c/pipe1.c b/sim/testsuite/cris/c/pipe1.c index 735974b..735974b 100644 --- a/sim/testsuite/sim/cris/c/pipe1.c +++ b/sim/testsuite/cris/c/pipe1.c diff --git a/sim/testsuite/sim/cris/c/pipe2.c b/sim/testsuite/cris/c/pipe2.c index 18ccf38..18ccf38 100644 --- a/sim/testsuite/sim/cris/c/pipe2.c +++ b/sim/testsuite/cris/c/pipe2.c diff --git a/sim/testsuite/sim/cris/c/pipe3.c b/sim/testsuite/cris/c/pipe3.c index bf08a38..bf08a38 100644 --- a/sim/testsuite/sim/cris/c/pipe3.c +++ b/sim/testsuite/cris/c/pipe3.c diff --git a/sim/testsuite/sim/cris/c/pipe4.c b/sim/testsuite/cris/c/pipe4.c index 1cb309f..1cb309f 100644 --- a/sim/testsuite/sim/cris/c/pipe4.c +++ b/sim/testsuite/cris/c/pipe4.c diff --git a/sim/testsuite/sim/cris/c/pipe5.c b/sim/testsuite/cris/c/pipe5.c index 2b4d763..2b4d763 100644 --- a/sim/testsuite/sim/cris/c/pipe5.c +++ b/sim/testsuite/cris/c/pipe5.c diff --git a/sim/testsuite/sim/cris/c/pipe6.c b/sim/testsuite/cris/c/pipe6.c index a8830cc..a8830cc 100644 --- a/sim/testsuite/sim/cris/c/pipe6.c +++ b/sim/testsuite/cris/c/pipe6.c diff --git a/sim/testsuite/sim/cris/c/pipe7.c b/sim/testsuite/cris/c/pipe7.c index 552ddb8..552ddb8 100644 --- a/sim/testsuite/sim/cris/c/pipe7.c +++ b/sim/testsuite/cris/c/pipe7.c diff --git a/sim/testsuite/sim/cris/c/readlink1.c b/sim/testsuite/cris/c/readlink1.c index 1898e8e..1898e8e 100644 --- a/sim/testsuite/sim/cris/c/readlink1.c +++ b/sim/testsuite/cris/c/readlink1.c diff --git a/sim/testsuite/sim/cris/c/readlink10.c b/sim/testsuite/cris/c/readlink10.c index 2174408..2174408 100644 --- a/sim/testsuite/sim/cris/c/readlink10.c +++ b/sim/testsuite/cris/c/readlink10.c diff --git a/sim/testsuite/sim/cris/c/readlink11.c b/sim/testsuite/cris/c/readlink11.c index 05a332f..05a332f 100644 --- a/sim/testsuite/sim/cris/c/readlink11.c +++ b/sim/testsuite/cris/c/readlink11.c diff --git a/sim/testsuite/sim/cris/c/readlink2.c b/sim/testsuite/cris/c/readlink2.c index e5e9d94..e5e9d94 100644 --- a/sim/testsuite/sim/cris/c/readlink2.c +++ b/sim/testsuite/cris/c/readlink2.c diff --git a/sim/testsuite/sim/cris/c/readlink3.c b/sim/testsuite/cris/c/readlink3.c index 94cff72..94cff72 100644 --- a/sim/testsuite/sim/cris/c/readlink3.c +++ b/sim/testsuite/cris/c/readlink3.c diff --git a/sim/testsuite/sim/cris/c/readlink4.c b/sim/testsuite/cris/c/readlink4.c index 028f3ee..028f3ee 100644 --- a/sim/testsuite/sim/cris/c/readlink4.c +++ b/sim/testsuite/cris/c/readlink4.c diff --git a/sim/testsuite/sim/cris/c/readlink5.c b/sim/testsuite/cris/c/readlink5.c index 80f20da..80f20da 100644 --- a/sim/testsuite/sim/cris/c/readlink5.c +++ b/sim/testsuite/cris/c/readlink5.c diff --git a/sim/testsuite/sim/cris/c/readlink6.c b/sim/testsuite/cris/c/readlink6.c index 4bac20d..4bac20d 100644 --- a/sim/testsuite/sim/cris/c/readlink6.c +++ b/sim/testsuite/cris/c/readlink6.c diff --git a/sim/testsuite/sim/cris/c/readlink7.c b/sim/testsuite/cris/c/readlink7.c index 9c2b3b7..9c2b3b7 100644 --- a/sim/testsuite/sim/cris/c/readlink7.c +++ b/sim/testsuite/cris/c/readlink7.c diff --git a/sim/testsuite/sim/cris/c/readlink8.c b/sim/testsuite/cris/c/readlink8.c index 55f6fe8..55f6fe8 100644 --- a/sim/testsuite/sim/cris/c/readlink8.c +++ b/sim/testsuite/cris/c/readlink8.c diff --git a/sim/testsuite/sim/cris/c/readlink9.c b/sim/testsuite/cris/c/readlink9.c index 2788054..2788054 100644 --- a/sim/testsuite/sim/cris/c/readlink9.c +++ b/sim/testsuite/cris/c/readlink9.c diff --git a/sim/testsuite/sim/cris/c/rename2.c b/sim/testsuite/cris/c/rename2.c index 39387d1..39387d1 100644 --- a/sim/testsuite/sim/cris/c/rename2.c +++ b/sim/testsuite/cris/c/rename2.c diff --git a/sim/testsuite/sim/cris/c/rtsigprocmask1.c b/sim/testsuite/cris/c/rtsigprocmask1.c index b76c338..b76c338 100644 --- a/sim/testsuite/sim/cris/c/rtsigprocmask1.c +++ b/sim/testsuite/cris/c/rtsigprocmask1.c diff --git a/sim/testsuite/sim/cris/c/rtsigprocmask2.c b/sim/testsuite/cris/c/rtsigprocmask2.c index 5026908..5026908 100644 --- a/sim/testsuite/sim/cris/c/rtsigprocmask2.c +++ b/sim/testsuite/cris/c/rtsigprocmask2.c diff --git a/sim/testsuite/sim/cris/c/rtsigsuspend1.c b/sim/testsuite/cris/c/rtsigsuspend1.c index 66ca795..66ca795 100644 --- a/sim/testsuite/sim/cris/c/rtsigsuspend1.c +++ b/sim/testsuite/cris/c/rtsigsuspend1.c diff --git a/sim/testsuite/sim/cris/c/rtsigsuspend2.c b/sim/testsuite/cris/c/rtsigsuspend2.c index 9ce165d..9ce165d 100644 --- a/sim/testsuite/sim/cris/c/rtsigsuspend2.c +++ b/sim/testsuite/cris/c/rtsigsuspend2.c diff --git a/sim/testsuite/sim/cris/c/sched1.c b/sim/testsuite/cris/c/sched1.c index 1b778f4..1b778f4 100644 --- a/sim/testsuite/sim/cris/c/sched1.c +++ b/sim/testsuite/cris/c/sched1.c diff --git a/sim/testsuite/sim/cris/c/sched2.c b/sim/testsuite/cris/c/sched2.c index f40a19a..f40a19a 100644 --- a/sim/testsuite/sim/cris/c/sched2.c +++ b/sim/testsuite/cris/c/sched2.c diff --git a/sim/testsuite/sim/cris/c/sched3.c b/sim/testsuite/cris/c/sched3.c index 2909a4b..2909a4b 100644 --- a/sim/testsuite/sim/cris/c/sched3.c +++ b/sim/testsuite/cris/c/sched3.c diff --git a/sim/testsuite/sim/cris/c/sched4.c b/sim/testsuite/cris/c/sched4.c index df372f2..df372f2 100644 --- a/sim/testsuite/sim/cris/c/sched4.c +++ b/sim/testsuite/cris/c/sched4.c diff --git a/sim/testsuite/sim/cris/c/sched5.c b/sim/testsuite/cris/c/sched5.c index ddfe14d..ddfe14d 100644 --- a/sim/testsuite/sim/cris/c/sched5.c +++ b/sim/testsuite/cris/c/sched5.c diff --git a/sim/testsuite/sim/cris/c/sched6.c b/sim/testsuite/cris/c/sched6.c index d5adedc..d5adedc 100644 --- a/sim/testsuite/sim/cris/c/sched6.c +++ b/sim/testsuite/cris/c/sched6.c diff --git a/sim/testsuite/sim/cris/c/sched7.c b/sim/testsuite/cris/c/sched7.c index 35d006b..35d006b 100644 --- a/sim/testsuite/sim/cris/c/sched7.c +++ b/sim/testsuite/cris/c/sched7.c diff --git a/sim/testsuite/sim/cris/c/sched8.c b/sim/testsuite/cris/c/sched8.c index cd3e06e..cd3e06e 100644 --- a/sim/testsuite/sim/cris/c/sched8.c +++ b/sim/testsuite/cris/c/sched8.c diff --git a/sim/testsuite/sim/cris/c/sched9.c b/sim/testsuite/cris/c/sched9.c index 8499e43..8499e43 100644 --- a/sim/testsuite/sim/cris/c/sched9.c +++ b/sim/testsuite/cris/c/sched9.c diff --git a/sim/testsuite/sim/cris/c/seek1.c b/sim/testsuite/cris/c/seek1.c index b22c8f9..b22c8f9 100644 --- a/sim/testsuite/sim/cris/c/seek1.c +++ b/sim/testsuite/cris/c/seek1.c diff --git a/sim/testsuite/sim/cris/c/seek2.c b/sim/testsuite/cris/c/seek2.c index 9c24dfb..9c24dfb 100644 --- a/sim/testsuite/sim/cris/c/seek2.c +++ b/sim/testsuite/cris/c/seek2.c diff --git a/sim/testsuite/sim/cris/c/seek3.c b/sim/testsuite/cris/c/seek3.c index 5e7b578..5e7b578 100644 --- a/sim/testsuite/sim/cris/c/seek3.c +++ b/sim/testsuite/cris/c/seek3.c diff --git a/sim/testsuite/sim/cris/c/seek4.c b/sim/testsuite/cris/c/seek4.c index 16f3bb0..16f3bb0 100644 --- a/sim/testsuite/sim/cris/c/seek4.c +++ b/sim/testsuite/cris/c/seek4.c diff --git a/sim/testsuite/sim/cris/c/setrlimit1.c b/sim/testsuite/cris/c/setrlimit1.c index 747f16c..747f16c 100644 --- a/sim/testsuite/sim/cris/c/setrlimit1.c +++ b/sim/testsuite/cris/c/setrlimit1.c diff --git a/sim/testsuite/sim/cris/c/settls1.c b/sim/testsuite/cris/c/settls1.c index bd55aa1..bd55aa1 100644 --- a/sim/testsuite/sim/cris/c/settls1.c +++ b/sim/testsuite/cris/c/settls1.c diff --git a/sim/testsuite/sim/cris/c/sig1.c b/sim/testsuite/cris/c/sig1.c index 55499b7..55499b7 100644 --- a/sim/testsuite/sim/cris/c/sig1.c +++ b/sim/testsuite/cris/c/sig1.c diff --git a/sim/testsuite/sim/cris/c/sig10.c b/sim/testsuite/cris/c/sig10.c index ef54832..ef54832 100644 --- a/sim/testsuite/sim/cris/c/sig10.c +++ b/sim/testsuite/cris/c/sig10.c diff --git a/sim/testsuite/sim/cris/c/sig11.c b/sim/testsuite/cris/c/sig11.c index 9c8aad7..9c8aad7 100644 --- a/sim/testsuite/sim/cris/c/sig11.c +++ b/sim/testsuite/cris/c/sig11.c diff --git a/sim/testsuite/sim/cris/c/sig12.c b/sim/testsuite/cris/c/sig12.c index 5a2e65f..5a2e65f 100644 --- a/sim/testsuite/sim/cris/c/sig12.c +++ b/sim/testsuite/cris/c/sig12.c diff --git a/sim/testsuite/sim/cris/c/sig13.c b/sim/testsuite/cris/c/sig13.c index 4d71752..4d71752 100644 --- a/sim/testsuite/sim/cris/c/sig13.c +++ b/sim/testsuite/cris/c/sig13.c diff --git a/sim/testsuite/sim/cris/c/sig2.c b/sim/testsuite/cris/c/sig2.c index 65596ef..65596ef 100644 --- a/sim/testsuite/sim/cris/c/sig2.c +++ b/sim/testsuite/cris/c/sig2.c diff --git a/sim/testsuite/sim/cris/c/sig3.c b/sim/testsuite/cris/c/sig3.c index 91de227..91de227 100644 --- a/sim/testsuite/sim/cris/c/sig3.c +++ b/sim/testsuite/cris/c/sig3.c diff --git a/sim/testsuite/sim/cris/c/sig4.c b/sim/testsuite/cris/c/sig4.c index 57491f8..57491f8 100644 --- a/sim/testsuite/sim/cris/c/sig4.c +++ b/sim/testsuite/cris/c/sig4.c diff --git a/sim/testsuite/sim/cris/c/sig5.c b/sim/testsuite/cris/c/sig5.c index f80da2b..f80da2b 100644 --- a/sim/testsuite/sim/cris/c/sig5.c +++ b/sim/testsuite/cris/c/sig5.c diff --git a/sim/testsuite/sim/cris/c/sig6.c b/sim/testsuite/cris/c/sig6.c index a1f5720..a1f5720 100644 --- a/sim/testsuite/sim/cris/c/sig6.c +++ b/sim/testsuite/cris/c/sig6.c diff --git a/sim/testsuite/sim/cris/c/sig7.c b/sim/testsuite/cris/c/sig7.c index b04f7c8..b04f7c8 100644 --- a/sim/testsuite/sim/cris/c/sig7.c +++ b/sim/testsuite/cris/c/sig7.c diff --git a/sim/testsuite/sim/cris/c/sig8.c b/sim/testsuite/cris/c/sig8.c index ea2d7f5..ea2d7f5 100644 --- a/sim/testsuite/sim/cris/c/sig8.c +++ b/sim/testsuite/cris/c/sig8.c diff --git a/sim/testsuite/sim/cris/c/sig9.c b/sim/testsuite/cris/c/sig9.c index c86681b..c86681b 100644 --- a/sim/testsuite/sim/cris/c/sig9.c +++ b/sim/testsuite/cris/c/sig9.c diff --git a/sim/testsuite/sim/cris/c/sigreturn1.c b/sim/testsuite/cris/c/sigreturn1.c index 40fc852..40fc852 100644 --- a/sim/testsuite/sim/cris/c/sigreturn1.c +++ b/sim/testsuite/cris/c/sigreturn1.c diff --git a/sim/testsuite/sim/cris/c/sigreturn2.c b/sim/testsuite/cris/c/sigreturn2.c index 3848b5f..3848b5f 100644 --- a/sim/testsuite/sim/cris/c/sigreturn2.c +++ b/sim/testsuite/cris/c/sigreturn2.c diff --git a/sim/testsuite/sim/cris/c/sigreturn3.c b/sim/testsuite/cris/c/sigreturn3.c index f5ed90f..f5ed90f 100644 --- a/sim/testsuite/sim/cris/c/sigreturn3.c +++ b/sim/testsuite/cris/c/sigreturn3.c diff --git a/sim/testsuite/sim/cris/c/sigreturn4.c b/sim/testsuite/cris/c/sigreturn4.c index 456e312..456e312 100644 --- a/sim/testsuite/sim/cris/c/sigreturn4.c +++ b/sim/testsuite/cris/c/sigreturn4.c diff --git a/sim/testsuite/sim/cris/c/sjlj.c b/sim/testsuite/cris/c/sjlj.c index 141faf6..141faf6 100644 --- a/sim/testsuite/sim/cris/c/sjlj.c +++ b/sim/testsuite/cris/c/sjlj.c diff --git a/sim/testsuite/sim/cris/c/sock1.c b/sim/testsuite/cris/c/sock1.c index e59f673..e59f673 100644 --- a/sim/testsuite/sim/cris/c/sock1.c +++ b/sim/testsuite/cris/c/sock1.c diff --git a/sim/testsuite/sim/cris/c/stat1.c b/sim/testsuite/cris/c/stat1.c index b5d14a3..b5d14a3 100644 --- a/sim/testsuite/sim/cris/c/stat1.c +++ b/sim/testsuite/cris/c/stat1.c diff --git a/sim/testsuite/sim/cris/c/stat2.c b/sim/testsuite/cris/c/stat2.c index 78c5c44..78c5c44 100644 --- a/sim/testsuite/sim/cris/c/stat2.c +++ b/sim/testsuite/cris/c/stat2.c diff --git a/sim/testsuite/sim/cris/c/stat3.c b/sim/testsuite/cris/c/stat3.c index a248ec0..a248ec0 100644 --- a/sim/testsuite/sim/cris/c/stat3.c +++ b/sim/testsuite/cris/c/stat3.c diff --git a/sim/testsuite/sim/cris/c/stat4.c b/sim/testsuite/cris/c/stat4.c index 62415a3..62415a3 100644 --- a/sim/testsuite/sim/cris/c/stat4.c +++ b/sim/testsuite/cris/c/stat4.c diff --git a/sim/testsuite/sim/cris/c/stat5.c b/sim/testsuite/cris/c/stat5.c index 41ab493..41ab493 100644 --- a/sim/testsuite/sim/cris/c/stat5.c +++ b/sim/testsuite/cris/c/stat5.c diff --git a/sim/testsuite/sim/cris/c/stat7.c b/sim/testsuite/cris/c/stat7.c index cbd5282..cbd5282 100644 --- a/sim/testsuite/sim/cris/c/stat7.c +++ b/sim/testsuite/cris/c/stat7.c diff --git a/sim/testsuite/sim/cris/c/stat8.c b/sim/testsuite/cris/c/stat8.c index c7eb49f..c7eb49f 100644 --- a/sim/testsuite/sim/cris/c/stat8.c +++ b/sim/testsuite/cris/c/stat8.c diff --git a/sim/testsuite/sim/cris/c/syscall1.c b/sim/testsuite/cris/c/syscall1.c index 84aacb6..84aacb6 100644 --- a/sim/testsuite/sim/cris/c/syscall1.c +++ b/sim/testsuite/cris/c/syscall1.c diff --git a/sim/testsuite/sim/cris/c/syscall2.c b/sim/testsuite/cris/c/syscall2.c index b4dbead..b4dbead 100644 --- a/sim/testsuite/sim/cris/c/syscall2.c +++ b/sim/testsuite/cris/c/syscall2.c diff --git a/sim/testsuite/sim/cris/c/syscall3.c b/sim/testsuite/cris/c/syscall3.c index f4d02eb..f4d02eb 100644 --- a/sim/testsuite/sim/cris/c/syscall3.c +++ b/sim/testsuite/cris/c/syscall3.c diff --git a/sim/testsuite/sim/cris/c/syscall4.c b/sim/testsuite/cris/c/syscall4.c index ba01cfd..ba01cfd 100644 --- a/sim/testsuite/sim/cris/c/syscall4.c +++ b/sim/testsuite/cris/c/syscall4.c diff --git a/sim/testsuite/sim/cris/c/syscall5.c b/sim/testsuite/cris/c/syscall5.c index 2eac900..2eac900 100644 --- a/sim/testsuite/sim/cris/c/syscall5.c +++ b/sim/testsuite/cris/c/syscall5.c diff --git a/sim/testsuite/sim/cris/c/syscall6.c b/sim/testsuite/cris/c/syscall6.c index 91375df..91375df 100644 --- a/sim/testsuite/sim/cris/c/syscall6.c +++ b/sim/testsuite/cris/c/syscall6.c diff --git a/sim/testsuite/sim/cris/c/syscall7.c b/sim/testsuite/cris/c/syscall7.c index 0f1daf1..0f1daf1 100644 --- a/sim/testsuite/sim/cris/c/syscall7.c +++ b/sim/testsuite/cris/c/syscall7.c diff --git a/sim/testsuite/sim/cris/c/syscall8.c b/sim/testsuite/cris/c/syscall8.c index c579436..c579436 100644 --- a/sim/testsuite/sim/cris/c/syscall8.c +++ b/sim/testsuite/cris/c/syscall8.c diff --git a/sim/testsuite/sim/cris/c/sysctl1.c b/sim/testsuite/cris/c/sysctl1.c index 6646fac..6646fac 100644 --- a/sim/testsuite/sim/cris/c/sysctl1.c +++ b/sim/testsuite/cris/c/sysctl1.c diff --git a/sim/testsuite/sim/cris/c/sysctl2.c b/sim/testsuite/cris/c/sysctl2.c index f27c37c..f27c37c 100644 --- a/sim/testsuite/sim/cris/c/sysctl2.c +++ b/sim/testsuite/cris/c/sysctl2.c diff --git a/sim/testsuite/sim/cris/c/sysctl3.c b/sim/testsuite/cris/c/sysctl3.c index 747e784..747e784 100644 --- a/sim/testsuite/sim/cris/c/sysctl3.c +++ b/sim/testsuite/cris/c/sysctl3.c diff --git a/sim/testsuite/sim/cris/c/thread2.c b/sim/testsuite/cris/c/thread2.c index c9ad2f9..c9ad2f9 100644 --- a/sim/testsuite/sim/cris/c/thread2.c +++ b/sim/testsuite/cris/c/thread2.c diff --git a/sim/testsuite/sim/cris/c/thread3.c b/sim/testsuite/cris/c/thread3.c index 3b6945a..3b6945a 100644 --- a/sim/testsuite/sim/cris/c/thread3.c +++ b/sim/testsuite/cris/c/thread3.c diff --git a/sim/testsuite/sim/cris/c/thread4.c b/sim/testsuite/cris/c/thread4.c index cfa2327..cfa2327 100644 --- a/sim/testsuite/sim/cris/c/thread4.c +++ b/sim/testsuite/cris/c/thread4.c diff --git a/sim/testsuite/sim/cris/c/thread5.c b/sim/testsuite/cris/c/thread5.c index 494251f..494251f 100644 --- a/sim/testsuite/sim/cris/c/thread5.c +++ b/sim/testsuite/cris/c/thread5.c diff --git a/sim/testsuite/sim/cris/c/time1.c b/sim/testsuite/cris/c/time1.c index 3fcf0e1..3fcf0e1 100644 --- a/sim/testsuite/sim/cris/c/time1.c +++ b/sim/testsuite/cris/c/time1.c diff --git a/sim/testsuite/sim/cris/c/time2.c b/sim/testsuite/cris/c/time2.c index 20b69b4..20b69b4 100644 --- a/sim/testsuite/sim/cris/c/time2.c +++ b/sim/testsuite/cris/c/time2.c diff --git a/sim/testsuite/sim/cris/c/truncate1.c b/sim/testsuite/cris/c/truncate1.c index 477dc3d..477dc3d 100644 --- a/sim/testsuite/sim/cris/c/truncate1.c +++ b/sim/testsuite/cris/c/truncate1.c diff --git a/sim/testsuite/sim/cris/c/truncate2.c b/sim/testsuite/cris/c/truncate2.c index a4c6470..a4c6470 100644 --- a/sim/testsuite/sim/cris/c/truncate2.c +++ b/sim/testsuite/cris/c/truncate2.c diff --git a/sim/testsuite/sim/cris/c/ugetrlimit1.c b/sim/testsuite/cris/c/ugetrlimit1.c index 2a49b95..2a49b95 100644 --- a/sim/testsuite/sim/cris/c/ugetrlimit1.c +++ b/sim/testsuite/cris/c/ugetrlimit1.c diff --git a/sim/testsuite/sim/cris/c/uname1.c b/sim/testsuite/cris/c/uname1.c index 83518d6..83518d6 100644 --- a/sim/testsuite/sim/cris/c/uname1.c +++ b/sim/testsuite/cris/c/uname1.c diff --git a/sim/testsuite/sim/cris/c/writev1.c b/sim/testsuite/cris/c/writev1.c index fad5b7f..fad5b7f 100644 --- a/sim/testsuite/sim/cris/c/writev1.c +++ b/sim/testsuite/cris/c/writev1.c diff --git a/sim/testsuite/sim/cris/c/writev2.c b/sim/testsuite/cris/c/writev2.c index 5cb92b6..5cb92b6 100644 --- a/sim/testsuite/sim/cris/c/writev2.c +++ b/sim/testsuite/cris/c/writev2.c diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/host1.ms b/sim/testsuite/cris/hw/rv-n-cris/host1.ms index c41f51f..c41f51f 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/host1.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/host1.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq1.ms b/sim/testsuite/cris/hw/rv-n-cris/irq1.ms index f3e6f2e..f3e6f2e 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq1.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/irq1.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq2.ms b/sim/testsuite/cris/hw/rv-n-cris/irq2.ms index 19709e4..19709e4 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq2.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/irq2.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq3.ms b/sim/testsuite/cris/hw/rv-n-cris/irq3.ms index d96b6f5..d96b6f5 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq3.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/irq3.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq4.ms b/sim/testsuite/cris/hw/rv-n-cris/irq4.ms index 9e16b5c..9e16b5c 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq4.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/irq4.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq5.ms b/sim/testsuite/cris/hw/rv-n-cris/irq5.ms index 4ecc5a6..4ecc5a6 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq5.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/irq5.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq6.ms b/sim/testsuite/cris/hw/rv-n-cris/irq6.ms index 9e40f4a..9e40f4a 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq6.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/irq6.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/mbox1.ms b/sim/testsuite/cris/hw/rv-n-cris/mbox1.ms index ee0f54c..ee0f54c 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/mbox1.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/mbox1.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/mem1.ms b/sim/testsuite/cris/hw/rv-n-cris/mem1.ms index ee5c4f5..ee5c4f5 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/mem1.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/mem1.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/mem2.ms b/sim/testsuite/cris/hw/rv-n-cris/mem2.ms index b676249..b676249 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/mem2.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/mem2.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/poll1.ms b/sim/testsuite/cris/hw/rv-n-cris/poll1.ms index baf1ed9..baf1ed9 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/poll1.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/poll1.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/quit.s b/sim/testsuite/cris/hw/rv-n-cris/quit.s index 8c1d239..8c1d239 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/quit.s +++ b/sim/testsuite/cris/hw/rv-n-cris/quit.s diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp b/sim/testsuite/cris/hw/rv-n-cris/rvc.exp index 0f9ecec..0f9ecec 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp +++ b/sim/testsuite/cris/hw/rv-n-cris/rvc.exp diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/std.dev b/sim/testsuite/cris/hw/rv-n-cris/std.dev index 9fefcbb..9fefcbb 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/std.dev +++ b/sim/testsuite/cris/hw/rv-n-cris/std.dev diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/testutils.inc b/sim/testsuite/cris/hw/rv-n-cris/testutils.inc index e707abf..e707abf 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/testutils.inc +++ b/sim/testsuite/cris/hw/rv-n-cris/testutils.inc diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial1.ms b/sim/testsuite/cris/hw/rv-n-cris/trivial1.ms index a219b04..a219b04 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial1.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/trivial1.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial2.ms b/sim/testsuite/cris/hw/rv-n-cris/trivial2.ms index b633445..b633445 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial2.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/trivial2.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial3.ms b/sim/testsuite/cris/hw/rv-n-cris/trivial3.ms index 1f23b49..1f23b49 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial3.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/trivial3.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.ms b/sim/testsuite/cris/hw/rv-n-cris/trivial4.ms index 6108160..6108160 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/trivial4.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.r b/sim/testsuite/cris/hw/rv-n-cris/trivial4.r index b4896a0..b4896a0 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.r +++ b/sim/testsuite/cris/hw/rv-n-cris/trivial4.r diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial5.ms b/sim/testsuite/cris/hw/rv-n-cris/trivial5.ms index 849f17e..849f17e 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial5.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/trivial5.ms diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/wd1.ms b/sim/testsuite/cris/hw/rv-n-cris/wd1.ms index 91af7fc..91af7fc 100644 --- a/sim/testsuite/sim/cris/hw/rv-n-cris/wd1.ms +++ b/sim/testsuite/cris/hw/rv-n-cris/wd1.ms diff --git a/sim/testsuite/sim/d10v/ChangeLog b/sim/testsuite/d10v/ChangeLog index 5ca8910..5ca8910 100644 --- a/sim/testsuite/sim/d10v/ChangeLog +++ b/sim/testsuite/d10v/ChangeLog diff --git a/sim/testsuite/sim/d10v/allinsn.exp b/sim/testsuite/d10v/allinsn.exp index 123509a..123509a 100644 --- a/sim/testsuite/sim/d10v/allinsn.exp +++ b/sim/testsuite/d10v/allinsn.exp diff --git a/sim/testsuite/sim/d10v/exit47.s b/sim/testsuite/d10v/exit47.s index 8f2a6ee..8f2a6ee 100644 --- a/sim/testsuite/sim/d10v/exit47.s +++ b/sim/testsuite/d10v/exit47.s diff --git a/sim/testsuite/sim/d10v/hello.s b/sim/testsuite/d10v/hello.s index 3e3557d..3e3557d 100644 --- a/sim/testsuite/sim/d10v/hello.s +++ b/sim/testsuite/d10v/hello.s diff --git a/sim/testsuite/sim/d10v/t-ae-ld-d.s b/sim/testsuite/d10v/t-ae-ld-d.s index 511fbb0..511fbb0 100644 --- a/sim/testsuite/sim/d10v/t-ae-ld-d.s +++ b/sim/testsuite/d10v/t-ae-ld-d.s diff --git a/sim/testsuite/sim/d10v/t-ae-ld-i.s b/sim/testsuite/d10v/t-ae-ld-i.s index b9d10d1..b9d10d1 100644 --- a/sim/testsuite/sim/d10v/t-ae-ld-i.s +++ b/sim/testsuite/d10v/t-ae-ld-i.s diff --git a/sim/testsuite/sim/d10v/t-ae-ld-id.s b/sim/testsuite/d10v/t-ae-ld-id.s index ed86525..ed86525 100644 --- a/sim/testsuite/sim/d10v/t-ae-ld-id.s +++ b/sim/testsuite/d10v/t-ae-ld-id.s diff --git a/sim/testsuite/sim/d10v/t-ae-ld-im.s b/sim/testsuite/d10v/t-ae-ld-im.s index 42f8716..42f8716 100644 --- a/sim/testsuite/sim/d10v/t-ae-ld-im.s +++ b/sim/testsuite/d10v/t-ae-ld-im.s diff --git a/sim/testsuite/sim/d10v/t-ae-ld-ip.s b/sim/testsuite/d10v/t-ae-ld-ip.s index c163912..c163912 100644 --- a/sim/testsuite/sim/d10v/t-ae-ld-ip.s +++ b/sim/testsuite/d10v/t-ae-ld-ip.s diff --git a/sim/testsuite/sim/d10v/t-ae-ld2w-d.s b/sim/testsuite/d10v/t-ae-ld2w-d.s index 1c81594..1c81594 100644 --- a/sim/testsuite/sim/d10v/t-ae-ld2w-d.s +++ b/sim/testsuite/d10v/t-ae-ld2w-d.s diff --git a/sim/testsuite/sim/d10v/t-ae-ld2w-i.s b/sim/testsuite/d10v/t-ae-ld2w-i.s index 9547870..9547870 100644 --- a/sim/testsuite/sim/d10v/t-ae-ld2w-i.s +++ b/sim/testsuite/d10v/t-ae-ld2w-i.s diff --git a/sim/testsuite/sim/d10v/t-ae-ld2w-id.s b/sim/testsuite/d10v/t-ae-ld2w-id.s index 2766388..2766388 100644 --- a/sim/testsuite/sim/d10v/t-ae-ld2w-id.s +++ b/sim/testsuite/d10v/t-ae-ld2w-id.s diff --git a/sim/testsuite/sim/d10v/t-ae-ld2w-im.s b/sim/testsuite/d10v/t-ae-ld2w-im.s index c6946f3..c6946f3 100644 --- a/sim/testsuite/sim/d10v/t-ae-ld2w-im.s +++ b/sim/testsuite/d10v/t-ae-ld2w-im.s diff --git a/sim/testsuite/sim/d10v/t-ae-ld2w-ip.s b/sim/testsuite/d10v/t-ae-ld2w-ip.s index 6214853..6214853 100644 --- a/sim/testsuite/sim/d10v/t-ae-ld2w-ip.s +++ b/sim/testsuite/d10v/t-ae-ld2w-ip.s diff --git a/sim/testsuite/sim/d10v/t-ae-st-d.s b/sim/testsuite/d10v/t-ae-st-d.s index 99bd724..99bd724 100644 --- a/sim/testsuite/sim/d10v/t-ae-st-d.s +++ b/sim/testsuite/d10v/t-ae-st-d.s diff --git a/sim/testsuite/sim/d10v/t-ae-st-i.s b/sim/testsuite/d10v/t-ae-st-i.s index 5f0f9b4..5f0f9b4 100644 --- a/sim/testsuite/sim/d10v/t-ae-st-i.s +++ b/sim/testsuite/d10v/t-ae-st-i.s diff --git a/sim/testsuite/sim/d10v/t-ae-st-id.s b/sim/testsuite/d10v/t-ae-st-id.s index 9620fce..9620fce 100644 --- a/sim/testsuite/sim/d10v/t-ae-st-id.s +++ b/sim/testsuite/d10v/t-ae-st-id.s diff --git a/sim/testsuite/sim/d10v/t-ae-st-im.s b/sim/testsuite/d10v/t-ae-st-im.s index 0318243..0318243 100644 --- a/sim/testsuite/sim/d10v/t-ae-st-im.s +++ b/sim/testsuite/d10v/t-ae-st-im.s diff --git a/sim/testsuite/sim/d10v/t-ae-st-ip.s b/sim/testsuite/d10v/t-ae-st-ip.s index 78d9a1d..78d9a1d 100644 --- a/sim/testsuite/sim/d10v/t-ae-st-ip.s +++ b/sim/testsuite/d10v/t-ae-st-ip.s diff --git a/sim/testsuite/sim/d10v/t-ae-st-is.s b/sim/testsuite/d10v/t-ae-st-is.s index 08e1d7e..08e1d7e 100644 --- a/sim/testsuite/sim/d10v/t-ae-st-is.s +++ b/sim/testsuite/d10v/t-ae-st-is.s diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-d.s b/sim/testsuite/d10v/t-ae-st2w-d.s index 6f07a99..6f07a99 100644 --- a/sim/testsuite/sim/d10v/t-ae-st2w-d.s +++ b/sim/testsuite/d10v/t-ae-st2w-d.s diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-i.s b/sim/testsuite/d10v/t-ae-st2w-i.s index a629b75..a629b75 100644 --- a/sim/testsuite/sim/d10v/t-ae-st2w-i.s +++ b/sim/testsuite/d10v/t-ae-st2w-i.s diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-id.s b/sim/testsuite/d10v/t-ae-st2w-id.s index 91f2319..91f2319 100644 --- a/sim/testsuite/sim/d10v/t-ae-st2w-id.s +++ b/sim/testsuite/d10v/t-ae-st2w-id.s diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-im.s b/sim/testsuite/d10v/t-ae-st2w-im.s index f8cc7fb..f8cc7fb 100644 --- a/sim/testsuite/sim/d10v/t-ae-st2w-im.s +++ b/sim/testsuite/d10v/t-ae-st2w-im.s diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-ip.s b/sim/testsuite/d10v/t-ae-st2w-ip.s index 63c5abd..63c5abd 100644 --- a/sim/testsuite/sim/d10v/t-ae-st2w-ip.s +++ b/sim/testsuite/d10v/t-ae-st2w-ip.s diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-is.s b/sim/testsuite/d10v/t-ae-st2w-is.s index 190ab42..190ab42 100644 --- a/sim/testsuite/sim/d10v/t-ae-st2w-is.s +++ b/sim/testsuite/d10v/t-ae-st2w-is.s diff --git a/sim/testsuite/sim/d10v/t-dbt.s b/sim/testsuite/d10v/t-dbt.s index 9b405b0..9b405b0 100644 --- a/sim/testsuite/sim/d10v/t-dbt.s +++ b/sim/testsuite/d10v/t-dbt.s diff --git a/sim/testsuite/sim/d10v/t-ld-st.s b/sim/testsuite/d10v/t-ld-st.s index 4ae4f85..4ae4f85 100644 --- a/sim/testsuite/sim/d10v/t-ld-st.s +++ b/sim/testsuite/d10v/t-ld-st.s diff --git a/sim/testsuite/sim/d10v/t-mac.s b/sim/testsuite/d10v/t-mac.s index 1b6e660..1b6e660 100644 --- a/sim/testsuite/sim/d10v/t-mac.s +++ b/sim/testsuite/d10v/t-mac.s diff --git a/sim/testsuite/sim/d10v/t-macros.i b/sim/testsuite/d10v/t-macros.i index d6e155c..d6e155c 100644 --- a/sim/testsuite/sim/d10v/t-macros.i +++ b/sim/testsuite/d10v/t-macros.i diff --git a/sim/testsuite/sim/d10v/t-mod-ld-pre.s b/sim/testsuite/d10v/t-mod-ld-pre.s index 7d75af2..7d75af2 100644 --- a/sim/testsuite/sim/d10v/t-mod-ld-pre.s +++ b/sim/testsuite/d10v/t-mod-ld-pre.s diff --git a/sim/testsuite/sim/d10v/t-msbu.s b/sim/testsuite/d10v/t-msbu.s index 93b65a5..93b65a5 100644 --- a/sim/testsuite/sim/d10v/t-msbu.s +++ b/sim/testsuite/d10v/t-msbu.s diff --git a/sim/testsuite/sim/d10v/t-mulxu.s b/sim/testsuite/d10v/t-mulxu.s index b0c14b6..b0c14b6 100644 --- a/sim/testsuite/sim/d10v/t-mulxu.s +++ b/sim/testsuite/d10v/t-mulxu.s diff --git a/sim/testsuite/sim/d10v/t-mvtac.s b/sim/testsuite/d10v/t-mvtac.s index dc73403..dc73403 100644 --- a/sim/testsuite/sim/d10v/t-mvtac.s +++ b/sim/testsuite/d10v/t-mvtac.s diff --git a/sim/testsuite/sim/d10v/t-mvtc.s b/sim/testsuite/d10v/t-mvtc.s index 0b463ae..0b463ae 100644 --- a/sim/testsuite/sim/d10v/t-mvtc.s +++ b/sim/testsuite/d10v/t-mvtc.s diff --git a/sim/testsuite/sim/d10v/t-rac.s b/sim/testsuite/d10v/t-rac.s index a452299..a452299 100644 --- a/sim/testsuite/sim/d10v/t-rac.s +++ b/sim/testsuite/d10v/t-rac.s diff --git a/sim/testsuite/sim/d10v/t-rachi.s b/sim/testsuite/d10v/t-rachi.s index 57589b5..57589b5 100644 --- a/sim/testsuite/sim/d10v/t-rachi.s +++ b/sim/testsuite/d10v/t-rachi.s diff --git a/sim/testsuite/sim/d10v/t-rdt.s b/sim/testsuite/d10v/t-rdt.s index 947da86..947da86 100644 --- a/sim/testsuite/sim/d10v/t-rdt.s +++ b/sim/testsuite/d10v/t-rdt.s diff --git a/sim/testsuite/sim/d10v/t-rep.s b/sim/testsuite/d10v/t-rep.s index 433aff1..433aff1 100644 --- a/sim/testsuite/sim/d10v/t-rep.s +++ b/sim/testsuite/d10v/t-rep.s diff --git a/sim/testsuite/sim/d10v/t-rie-xx.s b/sim/testsuite/d10v/t-rie-xx.s index fa6b4fc..fa6b4fc 100644 --- a/sim/testsuite/sim/d10v/t-rie-xx.s +++ b/sim/testsuite/d10v/t-rie-xx.s diff --git a/sim/testsuite/sim/d10v/t-rte.s b/sim/testsuite/d10v/t-rte.s index 392f118..392f118 100644 --- a/sim/testsuite/sim/d10v/t-rte.s +++ b/sim/testsuite/d10v/t-rte.s diff --git a/sim/testsuite/sim/d10v/t-sac.s b/sim/testsuite/d10v/t-sac.s index 84c31d7..84c31d7 100644 --- a/sim/testsuite/sim/d10v/t-sac.s +++ b/sim/testsuite/d10v/t-sac.s diff --git a/sim/testsuite/sim/d10v/t-sachi.s b/sim/testsuite/d10v/t-sachi.s index b9ed0e7..b9ed0e7 100644 --- a/sim/testsuite/sim/d10v/t-sachi.s +++ b/sim/testsuite/d10v/t-sachi.s diff --git a/sim/testsuite/sim/d10v/t-sadd.s b/sim/testsuite/d10v/t-sadd.s index fb463d9..fb463d9 100644 --- a/sim/testsuite/sim/d10v/t-sadd.s +++ b/sim/testsuite/d10v/t-sadd.s diff --git a/sim/testsuite/sim/d10v/t-slae.s b/sim/testsuite/d10v/t-slae.s index 8236fa2..8236fa2 100644 --- a/sim/testsuite/sim/d10v/t-slae.s +++ b/sim/testsuite/d10v/t-slae.s diff --git a/sim/testsuite/sim/d10v/t-sp.s b/sim/testsuite/d10v/t-sp.s index df443b9..df443b9 100644 --- a/sim/testsuite/sim/d10v/t-sp.s +++ b/sim/testsuite/d10v/t-sp.s diff --git a/sim/testsuite/sim/d10v/t-sub.s b/sim/testsuite/d10v/t-sub.s index 57b99e6..57b99e6 100644 --- a/sim/testsuite/sim/d10v/t-sub.s +++ b/sim/testsuite/d10v/t-sub.s diff --git a/sim/testsuite/sim/d10v/t-sub2w.s b/sim/testsuite/d10v/t-sub2w.s index 5e8daee..5e8daee 100644 --- a/sim/testsuite/sim/d10v/t-sub2w.s +++ b/sim/testsuite/d10v/t-sub2w.s diff --git a/sim/testsuite/sim/d10v/t-subi.s b/sim/testsuite/d10v/t-subi.s index dd4b2be..dd4b2be 100644 --- a/sim/testsuite/sim/d10v/t-subi.s +++ b/sim/testsuite/d10v/t-subi.s diff --git a/sim/testsuite/sim/d10v/t-trap.s b/sim/testsuite/d10v/t-trap.s index 7e5336c..7e5336c 100644 --- a/sim/testsuite/sim/d10v/t-trap.s +++ b/sim/testsuite/d10v/t-trap.s diff --git a/sim/testsuite/sim/frv/ChangeLog b/sim/testsuite/frv/ChangeLog index 66f027e..66f027e 100644 --- a/sim/testsuite/sim/frv/ChangeLog +++ b/sim/testsuite/frv/ChangeLog diff --git a/sim/testsuite/sim/frv/add.cgs b/sim/testsuite/frv/add.cgs index 54fdfd5..54fdfd5 100644 --- a/sim/testsuite/sim/frv/add.cgs +++ b/sim/testsuite/frv/add.cgs diff --git a/sim/testsuite/sim/frv/add.pcgs b/sim/testsuite/frv/add.pcgs index cf49976..cf49976 100644 --- a/sim/testsuite/sim/frv/add.pcgs +++ b/sim/testsuite/frv/add.pcgs diff --git a/sim/testsuite/sim/frv/addcc.cgs b/sim/testsuite/frv/addcc.cgs index d2e33d8..d2e33d8 100644 --- a/sim/testsuite/sim/frv/addcc.cgs +++ b/sim/testsuite/frv/addcc.cgs diff --git a/sim/testsuite/sim/frv/addi.cgs b/sim/testsuite/frv/addi.cgs index 3d60c5d..3d60c5d 100644 --- a/sim/testsuite/sim/frv/addi.cgs +++ b/sim/testsuite/frv/addi.cgs diff --git a/sim/testsuite/sim/frv/addicc.cgs b/sim/testsuite/frv/addicc.cgs index 6f2a197..6f2a197 100644 --- a/sim/testsuite/sim/frv/addicc.cgs +++ b/sim/testsuite/frv/addicc.cgs diff --git a/sim/testsuite/sim/frv/addx.cgs b/sim/testsuite/frv/addx.cgs index 259a694..259a694 100644 --- a/sim/testsuite/sim/frv/addx.cgs +++ b/sim/testsuite/frv/addx.cgs diff --git a/sim/testsuite/sim/frv/addxcc.cgs b/sim/testsuite/frv/addxcc.cgs index 230c047..230c047 100644 --- a/sim/testsuite/sim/frv/addxcc.cgs +++ b/sim/testsuite/frv/addxcc.cgs diff --git a/sim/testsuite/sim/frv/addxi.cgs b/sim/testsuite/frv/addxi.cgs index c36272a..c36272a 100644 --- a/sim/testsuite/sim/frv/addxi.cgs +++ b/sim/testsuite/frv/addxi.cgs diff --git a/sim/testsuite/sim/frv/addxicc.cgs b/sim/testsuite/frv/addxicc.cgs index 831fec3..831fec3 100644 --- a/sim/testsuite/sim/frv/addxicc.cgs +++ b/sim/testsuite/frv/addxicc.cgs diff --git a/sim/testsuite/sim/frv/allinsn.exp b/sim/testsuite/frv/allinsn.exp index b7f9fe2..b7f9fe2 100644 --- a/sim/testsuite/sim/frv/allinsn.exp +++ b/sim/testsuite/frv/allinsn.exp diff --git a/sim/testsuite/sim/frv/and.cgs b/sim/testsuite/frv/and.cgs index a1773f1..a1773f1 100644 --- a/sim/testsuite/sim/frv/and.cgs +++ b/sim/testsuite/frv/and.cgs diff --git a/sim/testsuite/sim/frv/andcc.cgs b/sim/testsuite/frv/andcc.cgs index a2a04d2..a2a04d2 100644 --- a/sim/testsuite/sim/frv/andcc.cgs +++ b/sim/testsuite/frv/andcc.cgs diff --git a/sim/testsuite/sim/frv/andcr.cgs b/sim/testsuite/frv/andcr.cgs index 9fbbaff..9fbbaff 100644 --- a/sim/testsuite/sim/frv/andcr.cgs +++ b/sim/testsuite/frv/andcr.cgs diff --git a/sim/testsuite/sim/frv/andi.cgs b/sim/testsuite/frv/andi.cgs index e9fdf75..e9fdf75 100644 --- a/sim/testsuite/sim/frv/andi.cgs +++ b/sim/testsuite/frv/andi.cgs diff --git a/sim/testsuite/sim/frv/andicc.cgs b/sim/testsuite/frv/andicc.cgs index 6508059..6508059 100644 --- a/sim/testsuite/sim/frv/andicc.cgs +++ b/sim/testsuite/frv/andicc.cgs diff --git a/sim/testsuite/sim/frv/andncr.cgs b/sim/testsuite/frv/andncr.cgs index 31fd1f7..31fd1f7 100644 --- a/sim/testsuite/sim/frv/andncr.cgs +++ b/sim/testsuite/frv/andncr.cgs diff --git a/sim/testsuite/sim/frv/bar.cgs b/sim/testsuite/frv/bar.cgs index df6a9ca..df6a9ca 100644 --- a/sim/testsuite/sim/frv/bar.cgs +++ b/sim/testsuite/frv/bar.cgs diff --git a/sim/testsuite/sim/frv/bc.cgs b/sim/testsuite/frv/bc.cgs index a5c612c..a5c612c 100644 --- a/sim/testsuite/sim/frv/bc.cgs +++ b/sim/testsuite/frv/bc.cgs diff --git a/sim/testsuite/sim/frv/bcclr.cgs b/sim/testsuite/frv/bcclr.cgs index 248be13..248be13 100644 --- a/sim/testsuite/sim/frv/bcclr.cgs +++ b/sim/testsuite/frv/bcclr.cgs diff --git a/sim/testsuite/sim/frv/bceqlr.cgs b/sim/testsuite/frv/bceqlr.cgs index bacabf4..bacabf4 100644 --- a/sim/testsuite/sim/frv/bceqlr.cgs +++ b/sim/testsuite/frv/bceqlr.cgs diff --git a/sim/testsuite/sim/frv/bcgelr.cgs b/sim/testsuite/frv/bcgelr.cgs index 72bd374..72bd374 100644 --- a/sim/testsuite/sim/frv/bcgelr.cgs +++ b/sim/testsuite/frv/bcgelr.cgs diff --git a/sim/testsuite/sim/frv/bcgtlr.cgs b/sim/testsuite/frv/bcgtlr.cgs index edffed8..edffed8 100644 --- a/sim/testsuite/sim/frv/bcgtlr.cgs +++ b/sim/testsuite/frv/bcgtlr.cgs diff --git a/sim/testsuite/sim/frv/bchilr.cgs b/sim/testsuite/frv/bchilr.cgs index ea7e2f4..ea7e2f4 100644 --- a/sim/testsuite/sim/frv/bchilr.cgs +++ b/sim/testsuite/frv/bchilr.cgs diff --git a/sim/testsuite/sim/frv/bclelr.cgs b/sim/testsuite/frv/bclelr.cgs index 6668c77..6668c77 100644 --- a/sim/testsuite/sim/frv/bclelr.cgs +++ b/sim/testsuite/frv/bclelr.cgs diff --git a/sim/testsuite/sim/frv/bclr.cgs b/sim/testsuite/frv/bclr.cgs index d36563b..d36563b 100644 --- a/sim/testsuite/sim/frv/bclr.cgs +++ b/sim/testsuite/frv/bclr.cgs diff --git a/sim/testsuite/sim/frv/bclslr.cgs b/sim/testsuite/frv/bclslr.cgs index 37b91bc..37b91bc 100644 --- a/sim/testsuite/sim/frv/bclslr.cgs +++ b/sim/testsuite/frv/bclslr.cgs diff --git a/sim/testsuite/sim/frv/bcltlr.cgs b/sim/testsuite/frv/bcltlr.cgs index 0ba6bfa..0ba6bfa 100644 --- a/sim/testsuite/sim/frv/bcltlr.cgs +++ b/sim/testsuite/frv/bcltlr.cgs diff --git a/sim/testsuite/sim/frv/bcnclr.cgs b/sim/testsuite/frv/bcnclr.cgs index 51824a6..51824a6 100644 --- a/sim/testsuite/sim/frv/bcnclr.cgs +++ b/sim/testsuite/frv/bcnclr.cgs diff --git a/sim/testsuite/sim/frv/bcnelr.cgs b/sim/testsuite/frv/bcnelr.cgs index 55be2d3..55be2d3 100644 --- a/sim/testsuite/sim/frv/bcnelr.cgs +++ b/sim/testsuite/frv/bcnelr.cgs diff --git a/sim/testsuite/sim/frv/bcnlr.cgs b/sim/testsuite/frv/bcnlr.cgs index 8ddfcaa..8ddfcaa 100644 --- a/sim/testsuite/sim/frv/bcnlr.cgs +++ b/sim/testsuite/frv/bcnlr.cgs diff --git a/sim/testsuite/sim/frv/bcnolr.cgs b/sim/testsuite/frv/bcnolr.cgs index 04f0b8d..04f0b8d 100644 --- a/sim/testsuite/sim/frv/bcnolr.cgs +++ b/sim/testsuite/frv/bcnolr.cgs diff --git a/sim/testsuite/sim/frv/bcnvlr.cgs b/sim/testsuite/frv/bcnvlr.cgs index 2451557..2451557 100644 --- a/sim/testsuite/sim/frv/bcnvlr.cgs +++ b/sim/testsuite/frv/bcnvlr.cgs diff --git a/sim/testsuite/sim/frv/bcplr.cgs b/sim/testsuite/frv/bcplr.cgs index fef3ccb..fef3ccb 100644 --- a/sim/testsuite/sim/frv/bcplr.cgs +++ b/sim/testsuite/frv/bcplr.cgs diff --git a/sim/testsuite/sim/frv/bcralr.cgs b/sim/testsuite/frv/bcralr.cgs index 612363d..612363d 100644 --- a/sim/testsuite/sim/frv/bcralr.cgs +++ b/sim/testsuite/frv/bcralr.cgs diff --git a/sim/testsuite/sim/frv/bctrlr.cgs b/sim/testsuite/frv/bctrlr.cgs index b00cb97..b00cb97 100644 --- a/sim/testsuite/sim/frv/bctrlr.cgs +++ b/sim/testsuite/frv/bctrlr.cgs diff --git a/sim/testsuite/sim/frv/bcvlr.cgs b/sim/testsuite/frv/bcvlr.cgs index b25d646..b25d646 100644 --- a/sim/testsuite/sim/frv/bcvlr.cgs +++ b/sim/testsuite/frv/bcvlr.cgs diff --git a/sim/testsuite/sim/frv/beq.cgs b/sim/testsuite/frv/beq.cgs index b3706dc..b3706dc 100644 --- a/sim/testsuite/sim/frv/beq.cgs +++ b/sim/testsuite/frv/beq.cgs diff --git a/sim/testsuite/sim/frv/beqlr.cgs b/sim/testsuite/frv/beqlr.cgs index 772b9fa..772b9fa 100644 --- a/sim/testsuite/sim/frv/beqlr.cgs +++ b/sim/testsuite/frv/beqlr.cgs diff --git a/sim/testsuite/sim/frv/bge.cgs b/sim/testsuite/frv/bge.cgs index 7ebead7..7ebead7 100644 --- a/sim/testsuite/sim/frv/bge.cgs +++ b/sim/testsuite/frv/bge.cgs diff --git a/sim/testsuite/sim/frv/bgelr.cgs b/sim/testsuite/frv/bgelr.cgs index 806770a..806770a 100644 --- a/sim/testsuite/sim/frv/bgelr.cgs +++ b/sim/testsuite/frv/bgelr.cgs diff --git a/sim/testsuite/sim/frv/bgt.cgs b/sim/testsuite/frv/bgt.cgs index 98b1b17..98b1b17 100644 --- a/sim/testsuite/sim/frv/bgt.cgs +++ b/sim/testsuite/frv/bgt.cgs diff --git a/sim/testsuite/sim/frv/bgtlr.cgs b/sim/testsuite/frv/bgtlr.cgs index ad44a2c..ad44a2c 100644 --- a/sim/testsuite/sim/frv/bgtlr.cgs +++ b/sim/testsuite/frv/bgtlr.cgs diff --git a/sim/testsuite/sim/frv/bhi.cgs b/sim/testsuite/frv/bhi.cgs index a92c0c0..a92c0c0 100644 --- a/sim/testsuite/sim/frv/bhi.cgs +++ b/sim/testsuite/frv/bhi.cgs diff --git a/sim/testsuite/sim/frv/bhilr.cgs b/sim/testsuite/frv/bhilr.cgs index 927643b..927643b 100644 --- a/sim/testsuite/sim/frv/bhilr.cgs +++ b/sim/testsuite/frv/bhilr.cgs diff --git a/sim/testsuite/sim/frv/ble.cgs b/sim/testsuite/frv/ble.cgs index c358766..c358766 100644 --- a/sim/testsuite/sim/frv/ble.cgs +++ b/sim/testsuite/frv/ble.cgs diff --git a/sim/testsuite/sim/frv/blelr.cgs b/sim/testsuite/frv/blelr.cgs index dbb8e84..dbb8e84 100644 --- a/sim/testsuite/sim/frv/blelr.cgs +++ b/sim/testsuite/frv/blelr.cgs diff --git a/sim/testsuite/sim/frv/bls.cgs b/sim/testsuite/frv/bls.cgs index e868de6..e868de6 100644 --- a/sim/testsuite/sim/frv/bls.cgs +++ b/sim/testsuite/frv/bls.cgs diff --git a/sim/testsuite/sim/frv/blslr.cgs b/sim/testsuite/frv/blslr.cgs index 5166c52..5166c52 100644 --- a/sim/testsuite/sim/frv/blslr.cgs +++ b/sim/testsuite/frv/blslr.cgs diff --git a/sim/testsuite/sim/frv/blt.cgs b/sim/testsuite/frv/blt.cgs index 639f971..639f971 100644 --- a/sim/testsuite/sim/frv/blt.cgs +++ b/sim/testsuite/frv/blt.cgs diff --git a/sim/testsuite/sim/frv/bltlr.cgs b/sim/testsuite/frv/bltlr.cgs index fcf04b5..fcf04b5 100644 --- a/sim/testsuite/sim/frv/bltlr.cgs +++ b/sim/testsuite/frv/bltlr.cgs diff --git a/sim/testsuite/sim/frv/bn.cgs b/sim/testsuite/frv/bn.cgs index e5ff397..e5ff397 100644 --- a/sim/testsuite/sim/frv/bn.cgs +++ b/sim/testsuite/frv/bn.cgs diff --git a/sim/testsuite/sim/frv/bnc.cgs b/sim/testsuite/frv/bnc.cgs index 6f14e6c..6f14e6c 100644 --- a/sim/testsuite/sim/frv/bnc.cgs +++ b/sim/testsuite/frv/bnc.cgs diff --git a/sim/testsuite/sim/frv/bnclr.cgs b/sim/testsuite/frv/bnclr.cgs index d24f8eb..d24f8eb 100644 --- a/sim/testsuite/sim/frv/bnclr.cgs +++ b/sim/testsuite/frv/bnclr.cgs diff --git a/sim/testsuite/sim/frv/bne.cgs b/sim/testsuite/frv/bne.cgs index f0f0894..f0f0894 100644 --- a/sim/testsuite/sim/frv/bne.cgs +++ b/sim/testsuite/frv/bne.cgs diff --git a/sim/testsuite/sim/frv/bnelr.cgs b/sim/testsuite/frv/bnelr.cgs index 7a477b8..7a477b8 100644 --- a/sim/testsuite/sim/frv/bnelr.cgs +++ b/sim/testsuite/frv/bnelr.cgs diff --git a/sim/testsuite/sim/frv/bnlr.cgs b/sim/testsuite/frv/bnlr.cgs index de32b05..de32b05 100644 --- a/sim/testsuite/sim/frv/bnlr.cgs +++ b/sim/testsuite/frv/bnlr.cgs diff --git a/sim/testsuite/sim/frv/bno.cgs b/sim/testsuite/frv/bno.cgs index 005e422..005e422 100644 --- a/sim/testsuite/sim/frv/bno.cgs +++ b/sim/testsuite/frv/bno.cgs diff --git a/sim/testsuite/sim/frv/bnolr.cgs b/sim/testsuite/frv/bnolr.cgs index ae69f6f..ae69f6f 100644 --- a/sim/testsuite/sim/frv/bnolr.cgs +++ b/sim/testsuite/frv/bnolr.cgs diff --git a/sim/testsuite/sim/frv/bnv.cgs b/sim/testsuite/frv/bnv.cgs index 29ec57a..29ec57a 100644 --- a/sim/testsuite/sim/frv/bnv.cgs +++ b/sim/testsuite/frv/bnv.cgs diff --git a/sim/testsuite/sim/frv/bnvlr.cgs b/sim/testsuite/frv/bnvlr.cgs index de40f9c..de40f9c 100644 --- a/sim/testsuite/sim/frv/bnvlr.cgs +++ b/sim/testsuite/frv/bnvlr.cgs diff --git a/sim/testsuite/sim/frv/bp.cgs b/sim/testsuite/frv/bp.cgs index 0bc1e7f..0bc1e7f 100644 --- a/sim/testsuite/sim/frv/bp.cgs +++ b/sim/testsuite/frv/bp.cgs diff --git a/sim/testsuite/sim/frv/bplr.cgs b/sim/testsuite/frv/bplr.cgs index 2bd9bb6..2bd9bb6 100644 --- a/sim/testsuite/sim/frv/bplr.cgs +++ b/sim/testsuite/frv/bplr.cgs diff --git a/sim/testsuite/sim/frv/bra.cgs b/sim/testsuite/frv/bra.cgs index e6b312b..e6b312b 100644 --- a/sim/testsuite/sim/frv/bra.cgs +++ b/sim/testsuite/frv/bra.cgs diff --git a/sim/testsuite/sim/frv/bralr.cgs b/sim/testsuite/frv/bralr.cgs index 3928209..3928209 100644 --- a/sim/testsuite/sim/frv/bralr.cgs +++ b/sim/testsuite/frv/bralr.cgs diff --git a/sim/testsuite/sim/frv/branch.pcgs b/sim/testsuite/frv/branch.pcgs index 013b0ba..013b0ba 100644 --- a/sim/testsuite/sim/frv/branch.pcgs +++ b/sim/testsuite/frv/branch.pcgs diff --git a/sim/testsuite/sim/frv/break.cgs b/sim/testsuite/frv/break.cgs index b2a61a0..b2a61a0 100644 --- a/sim/testsuite/sim/frv/break.cgs +++ b/sim/testsuite/frv/break.cgs diff --git a/sim/testsuite/sim/frv/bv.cgs b/sim/testsuite/frv/bv.cgs index e2f8174..e2f8174 100644 --- a/sim/testsuite/sim/frv/bv.cgs +++ b/sim/testsuite/frv/bv.cgs diff --git a/sim/testsuite/sim/frv/bvlr.cgs b/sim/testsuite/frv/bvlr.cgs index b7ba9d8..b7ba9d8 100644 --- a/sim/testsuite/sim/frv/bvlr.cgs +++ b/sim/testsuite/frv/bvlr.cgs diff --git a/sim/testsuite/sim/frv/cache.ms b/sim/testsuite/frv/cache.ms index 5b93f01..5b93f01 100644 --- a/sim/testsuite/sim/frv/cache.ms +++ b/sim/testsuite/frv/cache.ms diff --git a/sim/testsuite/sim/frv/cadd.cgs b/sim/testsuite/frv/cadd.cgs index 291b8fb..291b8fb 100644 --- a/sim/testsuite/sim/frv/cadd.cgs +++ b/sim/testsuite/frv/cadd.cgs diff --git a/sim/testsuite/sim/frv/caddcc.cgs b/sim/testsuite/frv/caddcc.cgs index ddfd41e..ddfd41e 100644 --- a/sim/testsuite/sim/frv/caddcc.cgs +++ b/sim/testsuite/frv/caddcc.cgs diff --git a/sim/testsuite/sim/frv/call.cgs b/sim/testsuite/frv/call.cgs index 5f0d767..5f0d767 100644 --- a/sim/testsuite/sim/frv/call.cgs +++ b/sim/testsuite/frv/call.cgs diff --git a/sim/testsuite/sim/frv/call.pcgs b/sim/testsuite/frv/call.pcgs index 7f452c6..7f452c6 100644 --- a/sim/testsuite/sim/frv/call.pcgs +++ b/sim/testsuite/frv/call.pcgs diff --git a/sim/testsuite/sim/frv/callil.cgs b/sim/testsuite/frv/callil.cgs index eac63e8..eac63e8 100644 --- a/sim/testsuite/sim/frv/callil.cgs +++ b/sim/testsuite/frv/callil.cgs diff --git a/sim/testsuite/sim/frv/calll.cgs b/sim/testsuite/frv/calll.cgs index eee73bc..eee73bc 100644 --- a/sim/testsuite/sim/frv/calll.cgs +++ b/sim/testsuite/frv/calll.cgs diff --git a/sim/testsuite/sim/frv/cand.cgs b/sim/testsuite/frv/cand.cgs index 6113593..6113593 100644 --- a/sim/testsuite/sim/frv/cand.cgs +++ b/sim/testsuite/frv/cand.cgs diff --git a/sim/testsuite/sim/frv/candcc.cgs b/sim/testsuite/frv/candcc.cgs index c16df73..c16df73 100644 --- a/sim/testsuite/sim/frv/candcc.cgs +++ b/sim/testsuite/frv/candcc.cgs diff --git a/sim/testsuite/sim/frv/ccalll.cgs b/sim/testsuite/frv/ccalll.cgs index dcfd300..dcfd300 100644 --- a/sim/testsuite/sim/frv/ccalll.cgs +++ b/sim/testsuite/frv/ccalll.cgs diff --git a/sim/testsuite/sim/frv/cckc.cgs b/sim/testsuite/frv/cckc.cgs index 70eabee..70eabee 100644 --- a/sim/testsuite/sim/frv/cckc.cgs +++ b/sim/testsuite/frv/cckc.cgs diff --git a/sim/testsuite/sim/frv/cckeq.cgs b/sim/testsuite/frv/cckeq.cgs index 2c86f18..2c86f18 100644 --- a/sim/testsuite/sim/frv/cckeq.cgs +++ b/sim/testsuite/frv/cckeq.cgs diff --git a/sim/testsuite/sim/frv/cckge.cgs b/sim/testsuite/frv/cckge.cgs index 6938f1e..6938f1e 100644 --- a/sim/testsuite/sim/frv/cckge.cgs +++ b/sim/testsuite/frv/cckge.cgs diff --git a/sim/testsuite/sim/frv/cckgt.cgs b/sim/testsuite/frv/cckgt.cgs index e0745dd..e0745dd 100644 --- a/sim/testsuite/sim/frv/cckgt.cgs +++ b/sim/testsuite/frv/cckgt.cgs diff --git a/sim/testsuite/sim/frv/cckhi.cgs b/sim/testsuite/frv/cckhi.cgs index 4741f5a..4741f5a 100644 --- a/sim/testsuite/sim/frv/cckhi.cgs +++ b/sim/testsuite/frv/cckhi.cgs diff --git a/sim/testsuite/sim/frv/cckle.cgs b/sim/testsuite/frv/cckle.cgs index 9d88214..9d88214 100644 --- a/sim/testsuite/sim/frv/cckle.cgs +++ b/sim/testsuite/frv/cckle.cgs diff --git a/sim/testsuite/sim/frv/cckls.cgs b/sim/testsuite/frv/cckls.cgs index a78b779..a78b779 100644 --- a/sim/testsuite/sim/frv/cckls.cgs +++ b/sim/testsuite/frv/cckls.cgs diff --git a/sim/testsuite/sim/frv/ccklt.cgs b/sim/testsuite/frv/ccklt.cgs index c14c632..c14c632 100644 --- a/sim/testsuite/sim/frv/ccklt.cgs +++ b/sim/testsuite/frv/ccklt.cgs diff --git a/sim/testsuite/sim/frv/cckn.cgs b/sim/testsuite/frv/cckn.cgs index d423124..d423124 100644 --- a/sim/testsuite/sim/frv/cckn.cgs +++ b/sim/testsuite/frv/cckn.cgs diff --git a/sim/testsuite/sim/frv/ccknc.cgs b/sim/testsuite/frv/ccknc.cgs index 0478f27..0478f27 100644 --- a/sim/testsuite/sim/frv/ccknc.cgs +++ b/sim/testsuite/frv/ccknc.cgs diff --git a/sim/testsuite/sim/frv/cckne.cgs b/sim/testsuite/frv/cckne.cgs index d8af1e3..d8af1e3 100644 --- a/sim/testsuite/sim/frv/cckne.cgs +++ b/sim/testsuite/frv/cckne.cgs diff --git a/sim/testsuite/sim/frv/cckno.cgs b/sim/testsuite/frv/cckno.cgs index 8c3c927..8c3c927 100644 --- a/sim/testsuite/sim/frv/cckno.cgs +++ b/sim/testsuite/frv/cckno.cgs diff --git a/sim/testsuite/sim/frv/ccknv.cgs b/sim/testsuite/frv/ccknv.cgs index 333edca..333edca 100644 --- a/sim/testsuite/sim/frv/ccknv.cgs +++ b/sim/testsuite/frv/ccknv.cgs diff --git a/sim/testsuite/sim/frv/cckp.cgs b/sim/testsuite/frv/cckp.cgs index 53570d9..53570d9 100644 --- a/sim/testsuite/sim/frv/cckp.cgs +++ b/sim/testsuite/frv/cckp.cgs diff --git a/sim/testsuite/sim/frv/cckra.cgs b/sim/testsuite/frv/cckra.cgs index c0b27fc..c0b27fc 100644 --- a/sim/testsuite/sim/frv/cckra.cgs +++ b/sim/testsuite/frv/cckra.cgs diff --git a/sim/testsuite/sim/frv/cckv.cgs b/sim/testsuite/frv/cckv.cgs index 9ebb6e3..9ebb6e3 100644 --- a/sim/testsuite/sim/frv/cckv.cgs +++ b/sim/testsuite/frv/cckv.cgs diff --git a/sim/testsuite/sim/frv/ccmp.cgs b/sim/testsuite/frv/ccmp.cgs index 52d5310..52d5310 100644 --- a/sim/testsuite/sim/frv/ccmp.cgs +++ b/sim/testsuite/frv/ccmp.cgs diff --git a/sim/testsuite/sim/frv/cfabss.cgs b/sim/testsuite/frv/cfabss.cgs index 752a40b..752a40b 100644 --- a/sim/testsuite/sim/frv/cfabss.cgs +++ b/sim/testsuite/frv/cfabss.cgs diff --git a/sim/testsuite/sim/frv/cfadds.cgs b/sim/testsuite/frv/cfadds.cgs index 158ac93..158ac93 100644 --- a/sim/testsuite/sim/frv/cfadds.cgs +++ b/sim/testsuite/frv/cfadds.cgs diff --git a/sim/testsuite/sim/frv/cfckeq.cgs b/sim/testsuite/frv/cfckeq.cgs index 467568a..467568a 100644 --- a/sim/testsuite/sim/frv/cfckeq.cgs +++ b/sim/testsuite/frv/cfckeq.cgs diff --git a/sim/testsuite/sim/frv/cfckge.cgs b/sim/testsuite/frv/cfckge.cgs index ba2de95..ba2de95 100644 --- a/sim/testsuite/sim/frv/cfckge.cgs +++ b/sim/testsuite/frv/cfckge.cgs diff --git a/sim/testsuite/sim/frv/cfckgt.cgs b/sim/testsuite/frv/cfckgt.cgs index 7858c17..7858c17 100644 --- a/sim/testsuite/sim/frv/cfckgt.cgs +++ b/sim/testsuite/frv/cfckgt.cgs diff --git a/sim/testsuite/sim/frv/cfckle.cgs b/sim/testsuite/frv/cfckle.cgs index fb2b1b85..fb2b1b85 100644 --- a/sim/testsuite/sim/frv/cfckle.cgs +++ b/sim/testsuite/frv/cfckle.cgs diff --git a/sim/testsuite/sim/frv/cfcklg.cgs b/sim/testsuite/frv/cfcklg.cgs index 22deb52..22deb52 100644 --- a/sim/testsuite/sim/frv/cfcklg.cgs +++ b/sim/testsuite/frv/cfcklg.cgs diff --git a/sim/testsuite/sim/frv/cfcklt.cgs b/sim/testsuite/frv/cfcklt.cgs index ffabcd2..ffabcd2 100644 --- a/sim/testsuite/sim/frv/cfcklt.cgs +++ b/sim/testsuite/frv/cfcklt.cgs diff --git a/sim/testsuite/sim/frv/cfckne.cgs b/sim/testsuite/frv/cfckne.cgs index da6846f..da6846f 100644 --- a/sim/testsuite/sim/frv/cfckne.cgs +++ b/sim/testsuite/frv/cfckne.cgs diff --git a/sim/testsuite/sim/frv/cfckno.cgs b/sim/testsuite/frv/cfckno.cgs index 5681960..5681960 100644 --- a/sim/testsuite/sim/frv/cfckno.cgs +++ b/sim/testsuite/frv/cfckno.cgs diff --git a/sim/testsuite/sim/frv/cfcko.cgs b/sim/testsuite/frv/cfcko.cgs index ac55fc3..ac55fc3 100644 --- a/sim/testsuite/sim/frv/cfcko.cgs +++ b/sim/testsuite/frv/cfcko.cgs diff --git a/sim/testsuite/sim/frv/cfckra.cgs b/sim/testsuite/frv/cfckra.cgs index 0cabd8f..0cabd8f 100644 --- a/sim/testsuite/sim/frv/cfckra.cgs +++ b/sim/testsuite/frv/cfckra.cgs diff --git a/sim/testsuite/sim/frv/cfcku.cgs b/sim/testsuite/frv/cfcku.cgs index 0f56e7e..0f56e7e 100644 --- a/sim/testsuite/sim/frv/cfcku.cgs +++ b/sim/testsuite/frv/cfcku.cgs diff --git a/sim/testsuite/sim/frv/cfckue.cgs b/sim/testsuite/frv/cfckue.cgs index 447c2ba..447c2ba 100644 --- a/sim/testsuite/sim/frv/cfckue.cgs +++ b/sim/testsuite/frv/cfckue.cgs diff --git a/sim/testsuite/sim/frv/cfckug.cgs b/sim/testsuite/frv/cfckug.cgs index 7442f84..7442f84 100644 --- a/sim/testsuite/sim/frv/cfckug.cgs +++ b/sim/testsuite/frv/cfckug.cgs diff --git a/sim/testsuite/sim/frv/cfckuge.cgs b/sim/testsuite/frv/cfckuge.cgs index 8eaf92f..8eaf92f 100644 --- a/sim/testsuite/sim/frv/cfckuge.cgs +++ b/sim/testsuite/frv/cfckuge.cgs diff --git a/sim/testsuite/sim/frv/cfckul.cgs b/sim/testsuite/frv/cfckul.cgs index 5945a8a..5945a8a 100644 --- a/sim/testsuite/sim/frv/cfckul.cgs +++ b/sim/testsuite/frv/cfckul.cgs diff --git a/sim/testsuite/sim/frv/cfckule.cgs b/sim/testsuite/frv/cfckule.cgs index aaf655e..aaf655e 100644 --- a/sim/testsuite/sim/frv/cfckule.cgs +++ b/sim/testsuite/frv/cfckule.cgs diff --git a/sim/testsuite/sim/frv/cfcmps.cgs b/sim/testsuite/frv/cfcmps.cgs index 168e618..168e618 100644 --- a/sim/testsuite/sim/frv/cfcmps.cgs +++ b/sim/testsuite/frv/cfcmps.cgs diff --git a/sim/testsuite/sim/frv/cfdivs.cgs b/sim/testsuite/frv/cfdivs.cgs index e776f80..e776f80 100644 --- a/sim/testsuite/sim/frv/cfdivs.cgs +++ b/sim/testsuite/frv/cfdivs.cgs diff --git a/sim/testsuite/sim/frv/cfitos.cgs b/sim/testsuite/frv/cfitos.cgs index b24184e..b24184e 100644 --- a/sim/testsuite/sim/frv/cfitos.cgs +++ b/sim/testsuite/frv/cfitos.cgs diff --git a/sim/testsuite/sim/frv/cfmadds.cgs b/sim/testsuite/frv/cfmadds.cgs index a30f7bf..a30f7bf 100644 --- a/sim/testsuite/sim/frv/cfmadds.cgs +++ b/sim/testsuite/frv/cfmadds.cgs diff --git a/sim/testsuite/sim/frv/cfmas.cgs b/sim/testsuite/frv/cfmas.cgs index 8c0dc05..8c0dc05 100644 --- a/sim/testsuite/sim/frv/cfmas.cgs +++ b/sim/testsuite/frv/cfmas.cgs diff --git a/sim/testsuite/sim/frv/cfmovs.cgs b/sim/testsuite/frv/cfmovs.cgs index 310bac3..310bac3 100644 --- a/sim/testsuite/sim/frv/cfmovs.cgs +++ b/sim/testsuite/frv/cfmovs.cgs diff --git a/sim/testsuite/sim/frv/cfmss.cgs b/sim/testsuite/frv/cfmss.cgs index c31fba3..c31fba3 100644 --- a/sim/testsuite/sim/frv/cfmss.cgs +++ b/sim/testsuite/frv/cfmss.cgs diff --git a/sim/testsuite/sim/frv/cfmsubs.cgs b/sim/testsuite/frv/cfmsubs.cgs index bc74da4..bc74da4 100644 --- a/sim/testsuite/sim/frv/cfmsubs.cgs +++ b/sim/testsuite/frv/cfmsubs.cgs diff --git a/sim/testsuite/sim/frv/cfmuls.cgs b/sim/testsuite/frv/cfmuls.cgs index 773c95a..773c95a 100644 --- a/sim/testsuite/sim/frv/cfmuls.cgs +++ b/sim/testsuite/frv/cfmuls.cgs diff --git a/sim/testsuite/sim/frv/cfnegs.cgs b/sim/testsuite/frv/cfnegs.cgs index c1f2b25..c1f2b25 100644 --- a/sim/testsuite/sim/frv/cfnegs.cgs +++ b/sim/testsuite/frv/cfnegs.cgs diff --git a/sim/testsuite/sim/frv/cfsqrts.cgs b/sim/testsuite/frv/cfsqrts.cgs index ee7a9a5..ee7a9a5 100644 --- a/sim/testsuite/sim/frv/cfsqrts.cgs +++ b/sim/testsuite/frv/cfsqrts.cgs diff --git a/sim/testsuite/sim/frv/cfstoi.cgs b/sim/testsuite/frv/cfstoi.cgs index 9ba8d12..9ba8d12 100644 --- a/sim/testsuite/sim/frv/cfstoi.cgs +++ b/sim/testsuite/frv/cfstoi.cgs diff --git a/sim/testsuite/sim/frv/cfsubs.cgs b/sim/testsuite/frv/cfsubs.cgs index 3bc7db1..3bc7db1 100644 --- a/sim/testsuite/sim/frv/cfsubs.cgs +++ b/sim/testsuite/frv/cfsubs.cgs diff --git a/sim/testsuite/sim/frv/cjmpl.cgs b/sim/testsuite/frv/cjmpl.cgs index df7be86..df7be86 100644 --- a/sim/testsuite/sim/frv/cjmpl.cgs +++ b/sim/testsuite/frv/cjmpl.cgs diff --git a/sim/testsuite/sim/frv/ckc.cgs b/sim/testsuite/frv/ckc.cgs index a849dd4..a849dd4 100644 --- a/sim/testsuite/sim/frv/ckc.cgs +++ b/sim/testsuite/frv/ckc.cgs diff --git a/sim/testsuite/sim/frv/ckeq.cgs b/sim/testsuite/frv/ckeq.cgs index 241dc9d..241dc9d 100644 --- a/sim/testsuite/sim/frv/ckeq.cgs +++ b/sim/testsuite/frv/ckeq.cgs diff --git a/sim/testsuite/sim/frv/ckge.cgs b/sim/testsuite/frv/ckge.cgs index 58eefd3..58eefd3 100644 --- a/sim/testsuite/sim/frv/ckge.cgs +++ b/sim/testsuite/frv/ckge.cgs diff --git a/sim/testsuite/sim/frv/ckgt.cgs b/sim/testsuite/frv/ckgt.cgs index 7d4b6a8..7d4b6a8 100644 --- a/sim/testsuite/sim/frv/ckgt.cgs +++ b/sim/testsuite/frv/ckgt.cgs diff --git a/sim/testsuite/sim/frv/ckhi.cgs b/sim/testsuite/frv/ckhi.cgs index 5c55937..5c55937 100644 --- a/sim/testsuite/sim/frv/ckhi.cgs +++ b/sim/testsuite/frv/ckhi.cgs diff --git a/sim/testsuite/sim/frv/ckle.cgs b/sim/testsuite/frv/ckle.cgs index 8a6f445..8a6f445 100644 --- a/sim/testsuite/sim/frv/ckle.cgs +++ b/sim/testsuite/frv/ckle.cgs diff --git a/sim/testsuite/sim/frv/ckls.cgs b/sim/testsuite/frv/ckls.cgs index ca5822f..ca5822f 100644 --- a/sim/testsuite/sim/frv/ckls.cgs +++ b/sim/testsuite/frv/ckls.cgs diff --git a/sim/testsuite/sim/frv/cklt.cgs b/sim/testsuite/frv/cklt.cgs index f5848af..f5848af 100644 --- a/sim/testsuite/sim/frv/cklt.cgs +++ b/sim/testsuite/frv/cklt.cgs diff --git a/sim/testsuite/sim/frv/ckn.cgs b/sim/testsuite/frv/ckn.cgs index 073a2f1..073a2f1 100644 --- a/sim/testsuite/sim/frv/ckn.cgs +++ b/sim/testsuite/frv/ckn.cgs diff --git a/sim/testsuite/sim/frv/cknc.cgs b/sim/testsuite/frv/cknc.cgs index a1359a9..a1359a9 100644 --- a/sim/testsuite/sim/frv/cknc.cgs +++ b/sim/testsuite/frv/cknc.cgs diff --git a/sim/testsuite/sim/frv/ckne.cgs b/sim/testsuite/frv/ckne.cgs index b9c2935..b9c2935 100644 --- a/sim/testsuite/sim/frv/ckne.cgs +++ b/sim/testsuite/frv/ckne.cgs diff --git a/sim/testsuite/sim/frv/ckno.cgs b/sim/testsuite/frv/ckno.cgs index e387b46..e387b46 100644 --- a/sim/testsuite/sim/frv/ckno.cgs +++ b/sim/testsuite/frv/ckno.cgs diff --git a/sim/testsuite/sim/frv/cknv.cgs b/sim/testsuite/frv/cknv.cgs index 039eb7d..039eb7d 100644 --- a/sim/testsuite/sim/frv/cknv.cgs +++ b/sim/testsuite/frv/cknv.cgs diff --git a/sim/testsuite/sim/frv/ckp.cgs b/sim/testsuite/frv/ckp.cgs index 49129ec..49129ec 100644 --- a/sim/testsuite/sim/frv/ckp.cgs +++ b/sim/testsuite/frv/ckp.cgs diff --git a/sim/testsuite/sim/frv/ckra.cgs b/sim/testsuite/frv/ckra.cgs index b542b10..b542b10 100644 --- a/sim/testsuite/sim/frv/ckra.cgs +++ b/sim/testsuite/frv/ckra.cgs diff --git a/sim/testsuite/sim/frv/ckv.cgs b/sim/testsuite/frv/ckv.cgs index 338c286..338c286 100644 --- a/sim/testsuite/sim/frv/ckv.cgs +++ b/sim/testsuite/frv/ckv.cgs diff --git a/sim/testsuite/sim/frv/cld.cgs b/sim/testsuite/frv/cld.cgs index 62e1324..62e1324 100644 --- a/sim/testsuite/sim/frv/cld.cgs +++ b/sim/testsuite/frv/cld.cgs diff --git a/sim/testsuite/sim/frv/cldbf.cgs b/sim/testsuite/frv/cldbf.cgs index 46d65ea..46d65ea 100644 --- a/sim/testsuite/sim/frv/cldbf.cgs +++ b/sim/testsuite/frv/cldbf.cgs diff --git a/sim/testsuite/sim/frv/cldbfu.cgs b/sim/testsuite/frv/cldbfu.cgs index bde4ff1..bde4ff1 100644 --- a/sim/testsuite/sim/frv/cldbfu.cgs +++ b/sim/testsuite/frv/cldbfu.cgs diff --git a/sim/testsuite/sim/frv/cldd.cgs b/sim/testsuite/frv/cldd.cgs index 709eba1..709eba1 100644 --- a/sim/testsuite/sim/frv/cldd.cgs +++ b/sim/testsuite/frv/cldd.cgs diff --git a/sim/testsuite/sim/frv/clddf.cgs b/sim/testsuite/frv/clddf.cgs index c5416ed..c5416ed 100644 --- a/sim/testsuite/sim/frv/clddf.cgs +++ b/sim/testsuite/frv/clddf.cgs diff --git a/sim/testsuite/sim/frv/clddfu.cgs b/sim/testsuite/frv/clddfu.cgs index ab981aa..ab981aa 100644 --- a/sim/testsuite/sim/frv/clddfu.cgs +++ b/sim/testsuite/frv/clddfu.cgs diff --git a/sim/testsuite/sim/frv/clddu.cgs b/sim/testsuite/frv/clddu.cgs index 91df6d8..91df6d8 100644 --- a/sim/testsuite/sim/frv/clddu.cgs +++ b/sim/testsuite/frv/clddu.cgs diff --git a/sim/testsuite/sim/frv/cldf.cgs b/sim/testsuite/frv/cldf.cgs index 011a02a..011a02a 100644 --- a/sim/testsuite/sim/frv/cldf.cgs +++ b/sim/testsuite/frv/cldf.cgs diff --git a/sim/testsuite/sim/frv/cldfu.cgs b/sim/testsuite/frv/cldfu.cgs index d4abef0..d4abef0 100644 --- a/sim/testsuite/sim/frv/cldfu.cgs +++ b/sim/testsuite/frv/cldfu.cgs diff --git a/sim/testsuite/sim/frv/cldhf.cgs b/sim/testsuite/frv/cldhf.cgs index 26972ed..26972ed 100644 --- a/sim/testsuite/sim/frv/cldhf.cgs +++ b/sim/testsuite/frv/cldhf.cgs diff --git a/sim/testsuite/sim/frv/cldhfu.cgs b/sim/testsuite/frv/cldhfu.cgs index 062e398..062e398 100644 --- a/sim/testsuite/sim/frv/cldhfu.cgs +++ b/sim/testsuite/frv/cldhfu.cgs diff --git a/sim/testsuite/sim/frv/cldq.cgs b/sim/testsuite/frv/cldq.cgs index bfb433b..bfb433b 100644 --- a/sim/testsuite/sim/frv/cldq.cgs +++ b/sim/testsuite/frv/cldq.cgs diff --git a/sim/testsuite/sim/frv/cldqu.cgs b/sim/testsuite/frv/cldqu.cgs index fa0949a..fa0949a 100644 --- a/sim/testsuite/sim/frv/cldqu.cgs +++ b/sim/testsuite/frv/cldqu.cgs diff --git a/sim/testsuite/sim/frv/cldsb.cgs b/sim/testsuite/frv/cldsb.cgs index ea8dd94..ea8dd94 100644 --- a/sim/testsuite/sim/frv/cldsb.cgs +++ b/sim/testsuite/frv/cldsb.cgs diff --git a/sim/testsuite/sim/frv/cldsbu.cgs b/sim/testsuite/frv/cldsbu.cgs index a4057f1..a4057f1 100644 --- a/sim/testsuite/sim/frv/cldsbu.cgs +++ b/sim/testsuite/frv/cldsbu.cgs diff --git a/sim/testsuite/sim/frv/cldsh.cgs b/sim/testsuite/frv/cldsh.cgs index 091d720..091d720 100644 --- a/sim/testsuite/sim/frv/cldsh.cgs +++ b/sim/testsuite/frv/cldsh.cgs diff --git a/sim/testsuite/sim/frv/cldshu.cgs b/sim/testsuite/frv/cldshu.cgs index 491352e..491352e 100644 --- a/sim/testsuite/sim/frv/cldshu.cgs +++ b/sim/testsuite/frv/cldshu.cgs diff --git a/sim/testsuite/sim/frv/cldu.cgs b/sim/testsuite/frv/cldu.cgs index 61cf606..61cf606 100644 --- a/sim/testsuite/sim/frv/cldu.cgs +++ b/sim/testsuite/frv/cldu.cgs diff --git a/sim/testsuite/sim/frv/cldub.cgs b/sim/testsuite/frv/cldub.cgs index b1f0776..b1f0776 100644 --- a/sim/testsuite/sim/frv/cldub.cgs +++ b/sim/testsuite/frv/cldub.cgs diff --git a/sim/testsuite/sim/frv/cldubu.cgs b/sim/testsuite/frv/cldubu.cgs index c9f9579..c9f9579 100644 --- a/sim/testsuite/sim/frv/cldubu.cgs +++ b/sim/testsuite/frv/cldubu.cgs diff --git a/sim/testsuite/sim/frv/clduh.cgs b/sim/testsuite/frv/clduh.cgs index a9e505c..a9e505c 100644 --- a/sim/testsuite/sim/frv/clduh.cgs +++ b/sim/testsuite/frv/clduh.cgs diff --git a/sim/testsuite/sim/frv/clduhu.cgs b/sim/testsuite/frv/clduhu.cgs index 80eb381..80eb381 100644 --- a/sim/testsuite/sim/frv/clduhu.cgs +++ b/sim/testsuite/frv/clduhu.cgs diff --git a/sim/testsuite/sim/frv/clrfa.cgs b/sim/testsuite/frv/clrfa.cgs index 8bba605..8bba605 100644 --- a/sim/testsuite/sim/frv/clrfa.cgs +++ b/sim/testsuite/frv/clrfa.cgs diff --git a/sim/testsuite/sim/frv/clrfr.cgs b/sim/testsuite/frv/clrfr.cgs index 9112815..9112815 100644 --- a/sim/testsuite/sim/frv/clrfr.cgs +++ b/sim/testsuite/frv/clrfr.cgs diff --git a/sim/testsuite/sim/frv/clrga.cgs b/sim/testsuite/frv/clrga.cgs index 9e9a9a9..9e9a9a9 100644 --- a/sim/testsuite/sim/frv/clrga.cgs +++ b/sim/testsuite/frv/clrga.cgs diff --git a/sim/testsuite/sim/frv/clrgr.cgs b/sim/testsuite/frv/clrgr.cgs index 049b9e3..049b9e3 100644 --- a/sim/testsuite/sim/frv/clrgr.cgs +++ b/sim/testsuite/frv/clrgr.cgs diff --git a/sim/testsuite/sim/frv/cmaddhss.cgs b/sim/testsuite/frv/cmaddhss.cgs index 1f04e67..1f04e67 100644 --- a/sim/testsuite/sim/frv/cmaddhss.cgs +++ b/sim/testsuite/frv/cmaddhss.cgs diff --git a/sim/testsuite/sim/frv/cmaddhus.cgs b/sim/testsuite/frv/cmaddhus.cgs index 76da81d..76da81d 100644 --- a/sim/testsuite/sim/frv/cmaddhus.cgs +++ b/sim/testsuite/frv/cmaddhus.cgs diff --git a/sim/testsuite/sim/frv/cmand.cgs b/sim/testsuite/frv/cmand.cgs index 7ed9e4d..7ed9e4d 100644 --- a/sim/testsuite/sim/frv/cmand.cgs +++ b/sim/testsuite/frv/cmand.cgs diff --git a/sim/testsuite/sim/frv/cmbtoh.cgs b/sim/testsuite/frv/cmbtoh.cgs index 5e7c91a..5e7c91a 100644 --- a/sim/testsuite/sim/frv/cmbtoh.cgs +++ b/sim/testsuite/frv/cmbtoh.cgs diff --git a/sim/testsuite/sim/frv/cmbtohe.cgs b/sim/testsuite/frv/cmbtohe.cgs index eb6b514..eb6b514 100644 --- a/sim/testsuite/sim/frv/cmbtohe.cgs +++ b/sim/testsuite/frv/cmbtohe.cgs diff --git a/sim/testsuite/sim/frv/cmcpxis.cgs b/sim/testsuite/frv/cmcpxis.cgs index ded0300..ded0300 100644 --- a/sim/testsuite/sim/frv/cmcpxis.cgs +++ b/sim/testsuite/frv/cmcpxis.cgs diff --git a/sim/testsuite/sim/frv/cmcpxiu.cgs b/sim/testsuite/frv/cmcpxiu.cgs index 90a92bc..90a92bc 100644 --- a/sim/testsuite/sim/frv/cmcpxiu.cgs +++ b/sim/testsuite/frv/cmcpxiu.cgs diff --git a/sim/testsuite/sim/frv/cmcpxrs.cgs b/sim/testsuite/frv/cmcpxrs.cgs index ea1242c..ea1242c 100644 --- a/sim/testsuite/sim/frv/cmcpxrs.cgs +++ b/sim/testsuite/frv/cmcpxrs.cgs diff --git a/sim/testsuite/sim/frv/cmcpxru.cgs b/sim/testsuite/frv/cmcpxru.cgs index f9217b6..f9217b6 100644 --- a/sim/testsuite/sim/frv/cmcpxru.cgs +++ b/sim/testsuite/frv/cmcpxru.cgs diff --git a/sim/testsuite/sim/frv/cmexpdhd.cgs b/sim/testsuite/frv/cmexpdhd.cgs index 33a3c00..33a3c00 100644 --- a/sim/testsuite/sim/frv/cmexpdhd.cgs +++ b/sim/testsuite/frv/cmexpdhd.cgs diff --git a/sim/testsuite/sim/frv/cmexpdhw.cgs b/sim/testsuite/frv/cmexpdhw.cgs index 330d404..330d404 100644 --- a/sim/testsuite/sim/frv/cmexpdhw.cgs +++ b/sim/testsuite/frv/cmexpdhw.cgs diff --git a/sim/testsuite/sim/frv/cmhtob.cgs b/sim/testsuite/frv/cmhtob.cgs index a3f00c5..a3f00c5 100644 --- a/sim/testsuite/sim/frv/cmhtob.cgs +++ b/sim/testsuite/frv/cmhtob.cgs diff --git a/sim/testsuite/sim/frv/cmmachs.cgs b/sim/testsuite/frv/cmmachs.cgs index 2131b7e..2131b7e 100644 --- a/sim/testsuite/sim/frv/cmmachs.cgs +++ b/sim/testsuite/frv/cmmachs.cgs diff --git a/sim/testsuite/sim/frv/cmmachu.cgs b/sim/testsuite/frv/cmmachu.cgs index 8948f15..8948f15 100644 --- a/sim/testsuite/sim/frv/cmmachu.cgs +++ b/sim/testsuite/frv/cmmachu.cgs diff --git a/sim/testsuite/sim/frv/cmmulhs.cgs b/sim/testsuite/frv/cmmulhs.cgs index 01ee598..01ee598 100644 --- a/sim/testsuite/sim/frv/cmmulhs.cgs +++ b/sim/testsuite/frv/cmmulhs.cgs diff --git a/sim/testsuite/sim/frv/cmmulhu.cgs b/sim/testsuite/frv/cmmulhu.cgs index 9e8fbb8..9e8fbb8 100644 --- a/sim/testsuite/sim/frv/cmmulhu.cgs +++ b/sim/testsuite/frv/cmmulhu.cgs diff --git a/sim/testsuite/sim/frv/cmnot.cgs b/sim/testsuite/frv/cmnot.cgs index cc93c01..cc93c01 100644 --- a/sim/testsuite/sim/frv/cmnot.cgs +++ b/sim/testsuite/frv/cmnot.cgs diff --git a/sim/testsuite/sim/frv/cmor.cgs b/sim/testsuite/frv/cmor.cgs index ebdc5f2..ebdc5f2 100644 --- a/sim/testsuite/sim/frv/cmor.cgs +++ b/sim/testsuite/frv/cmor.cgs diff --git a/sim/testsuite/sim/frv/cmov.cgs b/sim/testsuite/frv/cmov.cgs index 236bb20..236bb20 100644 --- a/sim/testsuite/sim/frv/cmov.cgs +++ b/sim/testsuite/frv/cmov.cgs diff --git a/sim/testsuite/sim/frv/cmovfg.cgs b/sim/testsuite/frv/cmovfg.cgs index 4109842..4109842 100644 --- a/sim/testsuite/sim/frv/cmovfg.cgs +++ b/sim/testsuite/frv/cmovfg.cgs diff --git a/sim/testsuite/sim/frv/cmovfgd.cgs b/sim/testsuite/frv/cmovfgd.cgs index 5d1757d..5d1757d 100644 --- a/sim/testsuite/sim/frv/cmovfgd.cgs +++ b/sim/testsuite/frv/cmovfgd.cgs diff --git a/sim/testsuite/sim/frv/cmovgf.cgs b/sim/testsuite/frv/cmovgf.cgs index 58ed1d8..58ed1d8 100644 --- a/sim/testsuite/sim/frv/cmovgf.cgs +++ b/sim/testsuite/frv/cmovgf.cgs diff --git a/sim/testsuite/sim/frv/cmovgfd.cgs b/sim/testsuite/frv/cmovgfd.cgs index 67bb272..67bb272 100644 --- a/sim/testsuite/sim/frv/cmovgfd.cgs +++ b/sim/testsuite/frv/cmovgfd.cgs diff --git a/sim/testsuite/sim/frv/cmp.cgs b/sim/testsuite/frv/cmp.cgs index e6694c1..e6694c1 100644 --- a/sim/testsuite/sim/frv/cmp.cgs +++ b/sim/testsuite/frv/cmp.cgs diff --git a/sim/testsuite/sim/frv/cmpb.cgs b/sim/testsuite/frv/cmpb.cgs index 94b9836..94b9836 100644 --- a/sim/testsuite/sim/frv/cmpb.cgs +++ b/sim/testsuite/frv/cmpb.cgs diff --git a/sim/testsuite/sim/frv/cmpba.cgs b/sim/testsuite/frv/cmpba.cgs index 160b9ef..160b9ef 100644 --- a/sim/testsuite/sim/frv/cmpba.cgs +++ b/sim/testsuite/frv/cmpba.cgs diff --git a/sim/testsuite/sim/frv/cmpi.cgs b/sim/testsuite/frv/cmpi.cgs index a8324db..a8324db 100644 --- a/sim/testsuite/sim/frv/cmpi.cgs +++ b/sim/testsuite/frv/cmpi.cgs diff --git a/sim/testsuite/sim/frv/cmqmachs.cgs b/sim/testsuite/frv/cmqmachs.cgs index 4acd62a..4acd62a 100644 --- a/sim/testsuite/sim/frv/cmqmachs.cgs +++ b/sim/testsuite/frv/cmqmachs.cgs diff --git a/sim/testsuite/sim/frv/cmqmachu.cgs b/sim/testsuite/frv/cmqmachu.cgs index 1be1389..1be1389 100644 --- a/sim/testsuite/sim/frv/cmqmachu.cgs +++ b/sim/testsuite/frv/cmqmachu.cgs diff --git a/sim/testsuite/sim/frv/cmqmulhs.cgs b/sim/testsuite/frv/cmqmulhs.cgs index b315737..b315737 100644 --- a/sim/testsuite/sim/frv/cmqmulhs.cgs +++ b/sim/testsuite/frv/cmqmulhs.cgs diff --git a/sim/testsuite/sim/frv/cmqmulhu.cgs b/sim/testsuite/frv/cmqmulhu.cgs index 36f0c2f..36f0c2f 100644 --- a/sim/testsuite/sim/frv/cmqmulhu.cgs +++ b/sim/testsuite/frv/cmqmulhu.cgs diff --git a/sim/testsuite/sim/frv/cmsubhss.cgs b/sim/testsuite/frv/cmsubhss.cgs index 386b27d..386b27d 100644 --- a/sim/testsuite/sim/frv/cmsubhss.cgs +++ b/sim/testsuite/frv/cmsubhss.cgs diff --git a/sim/testsuite/sim/frv/cmsubhus.cgs b/sim/testsuite/frv/cmsubhus.cgs index 2a8f343..2a8f343 100644 --- a/sim/testsuite/sim/frv/cmsubhus.cgs +++ b/sim/testsuite/frv/cmsubhus.cgs diff --git a/sim/testsuite/sim/frv/cmxor.cgs b/sim/testsuite/frv/cmxor.cgs index 236e2fe..236e2fe 100644 --- a/sim/testsuite/sim/frv/cmxor.cgs +++ b/sim/testsuite/frv/cmxor.cgs diff --git a/sim/testsuite/sim/frv/cnot.cgs b/sim/testsuite/frv/cnot.cgs index 3169887..3169887 100644 --- a/sim/testsuite/sim/frv/cnot.cgs +++ b/sim/testsuite/frv/cnot.cgs diff --git a/sim/testsuite/sim/frv/commitfa.cgs b/sim/testsuite/frv/commitfa.cgs index 8208cab..8208cab 100644 --- a/sim/testsuite/sim/frv/commitfa.cgs +++ b/sim/testsuite/frv/commitfa.cgs diff --git a/sim/testsuite/sim/frv/commitfr.cgs b/sim/testsuite/frv/commitfr.cgs index 97491dc..97491dc 100644 --- a/sim/testsuite/sim/frv/commitfr.cgs +++ b/sim/testsuite/frv/commitfr.cgs diff --git a/sim/testsuite/sim/frv/commitga.cgs b/sim/testsuite/frv/commitga.cgs index 57100b8..57100b8 100644 --- a/sim/testsuite/sim/frv/commitga.cgs +++ b/sim/testsuite/frv/commitga.cgs diff --git a/sim/testsuite/sim/frv/commitgr.cgs b/sim/testsuite/frv/commitgr.cgs index 45553da..45553da 100644 --- a/sim/testsuite/sim/frv/commitgr.cgs +++ b/sim/testsuite/frv/commitgr.cgs diff --git a/sim/testsuite/sim/frv/cop1.cgs b/sim/testsuite/frv/cop1.cgs index 652e355..652e355 100644 --- a/sim/testsuite/sim/frv/cop1.cgs +++ b/sim/testsuite/frv/cop1.cgs diff --git a/sim/testsuite/sim/frv/cop2.cgs b/sim/testsuite/frv/cop2.cgs index 858ed2b..858ed2b 100644 --- a/sim/testsuite/sim/frv/cop2.cgs +++ b/sim/testsuite/frv/cop2.cgs diff --git a/sim/testsuite/sim/frv/cor.cgs b/sim/testsuite/frv/cor.cgs index ef19985..ef19985 100644 --- a/sim/testsuite/sim/frv/cor.cgs +++ b/sim/testsuite/frv/cor.cgs diff --git a/sim/testsuite/sim/frv/corcc.cgs b/sim/testsuite/frv/corcc.cgs index 5276658..5276658 100644 --- a/sim/testsuite/sim/frv/corcc.cgs +++ b/sim/testsuite/frv/corcc.cgs diff --git a/sim/testsuite/sim/frv/cscan.cgs b/sim/testsuite/frv/cscan.cgs index 505bb5a..505bb5a 100644 --- a/sim/testsuite/sim/frv/cscan.cgs +++ b/sim/testsuite/frv/cscan.cgs diff --git a/sim/testsuite/sim/frv/csdiv.cgs b/sim/testsuite/frv/csdiv.cgs index c6bfb97..c6bfb97 100644 --- a/sim/testsuite/sim/frv/csdiv.cgs +++ b/sim/testsuite/frv/csdiv.cgs diff --git a/sim/testsuite/sim/frv/csll.cgs b/sim/testsuite/frv/csll.cgs index 0186756..0186756 100644 --- a/sim/testsuite/sim/frv/csll.cgs +++ b/sim/testsuite/frv/csll.cgs diff --git a/sim/testsuite/sim/frv/csllcc.cgs b/sim/testsuite/frv/csllcc.cgs index 0c5b9af..0c5b9af 100644 --- a/sim/testsuite/sim/frv/csllcc.cgs +++ b/sim/testsuite/frv/csllcc.cgs diff --git a/sim/testsuite/sim/frv/csmul.cgs b/sim/testsuite/frv/csmul.cgs index 25346e7..25346e7 100644 --- a/sim/testsuite/sim/frv/csmul.cgs +++ b/sim/testsuite/frv/csmul.cgs diff --git a/sim/testsuite/sim/frv/csmulcc.cgs b/sim/testsuite/frv/csmulcc.cgs index 26c7e66..26c7e66 100644 --- a/sim/testsuite/sim/frv/csmulcc.cgs +++ b/sim/testsuite/frv/csmulcc.cgs diff --git a/sim/testsuite/sim/frv/csra.cgs b/sim/testsuite/frv/csra.cgs index f59de05..f59de05 100644 --- a/sim/testsuite/sim/frv/csra.cgs +++ b/sim/testsuite/frv/csra.cgs diff --git a/sim/testsuite/sim/frv/csracc.cgs b/sim/testsuite/frv/csracc.cgs index 64d4cbf..64d4cbf 100644 --- a/sim/testsuite/sim/frv/csracc.cgs +++ b/sim/testsuite/frv/csracc.cgs diff --git a/sim/testsuite/sim/frv/csrl.cgs b/sim/testsuite/frv/csrl.cgs index 7a71db4..7a71db4 100644 --- a/sim/testsuite/sim/frv/csrl.cgs +++ b/sim/testsuite/frv/csrl.cgs diff --git a/sim/testsuite/sim/frv/csrlcc.cgs b/sim/testsuite/frv/csrlcc.cgs index fb89456..fb89456 100644 --- a/sim/testsuite/sim/frv/csrlcc.cgs +++ b/sim/testsuite/frv/csrlcc.cgs diff --git a/sim/testsuite/sim/frv/cst.cgs b/sim/testsuite/frv/cst.cgs index 8244edf..8244edf 100644 --- a/sim/testsuite/sim/frv/cst.cgs +++ b/sim/testsuite/frv/cst.cgs diff --git a/sim/testsuite/sim/frv/cstb.cgs b/sim/testsuite/frv/cstb.cgs index 7b62558..7b62558 100644 --- a/sim/testsuite/sim/frv/cstb.cgs +++ b/sim/testsuite/frv/cstb.cgs diff --git a/sim/testsuite/sim/frv/cstbf.cgs b/sim/testsuite/frv/cstbf.cgs index 23e1ae4..23e1ae4 100644 --- a/sim/testsuite/sim/frv/cstbf.cgs +++ b/sim/testsuite/frv/cstbf.cgs diff --git a/sim/testsuite/sim/frv/cstbfu.cgs b/sim/testsuite/frv/cstbfu.cgs index 01943be..01943be 100644 --- a/sim/testsuite/sim/frv/cstbfu.cgs +++ b/sim/testsuite/frv/cstbfu.cgs diff --git a/sim/testsuite/sim/frv/cstbu.cgs b/sim/testsuite/frv/cstbu.cgs index f8a9d0f..f8a9d0f 100644 --- a/sim/testsuite/sim/frv/cstbu.cgs +++ b/sim/testsuite/frv/cstbu.cgs diff --git a/sim/testsuite/sim/frv/cstd.cgs b/sim/testsuite/frv/cstd.cgs index 6904414..6904414 100644 --- a/sim/testsuite/sim/frv/cstd.cgs +++ b/sim/testsuite/frv/cstd.cgs diff --git a/sim/testsuite/sim/frv/cstdf.cgs b/sim/testsuite/frv/cstdf.cgs index fabbe93..fabbe93 100644 --- a/sim/testsuite/sim/frv/cstdf.cgs +++ b/sim/testsuite/frv/cstdf.cgs diff --git a/sim/testsuite/sim/frv/cstdfu.cgs b/sim/testsuite/frv/cstdfu.cgs index b489bc9..b489bc9 100644 --- a/sim/testsuite/sim/frv/cstdfu.cgs +++ b/sim/testsuite/frv/cstdfu.cgs diff --git a/sim/testsuite/sim/frv/cstdu.cgs b/sim/testsuite/frv/cstdu.cgs index a996ef6..a996ef6 100644 --- a/sim/testsuite/sim/frv/cstdu.cgs +++ b/sim/testsuite/frv/cstdu.cgs diff --git a/sim/testsuite/sim/frv/cstf.cgs b/sim/testsuite/frv/cstf.cgs index 94c0f05..94c0f05 100644 --- a/sim/testsuite/sim/frv/cstf.cgs +++ b/sim/testsuite/frv/cstf.cgs diff --git a/sim/testsuite/sim/frv/cstfu.cgs b/sim/testsuite/frv/cstfu.cgs index ee450c8..ee450c8 100644 --- a/sim/testsuite/sim/frv/cstfu.cgs +++ b/sim/testsuite/frv/cstfu.cgs diff --git a/sim/testsuite/sim/frv/csth.cgs b/sim/testsuite/frv/csth.cgs index b9f743c..b9f743c 100644 --- a/sim/testsuite/sim/frv/csth.cgs +++ b/sim/testsuite/frv/csth.cgs diff --git a/sim/testsuite/sim/frv/csthf.cgs b/sim/testsuite/frv/csthf.cgs index 21a64c8..21a64c8 100644 --- a/sim/testsuite/sim/frv/csthf.cgs +++ b/sim/testsuite/frv/csthf.cgs diff --git a/sim/testsuite/sim/frv/csthfu.cgs b/sim/testsuite/frv/csthfu.cgs index 252ae7d..252ae7d 100644 --- a/sim/testsuite/sim/frv/csthfu.cgs +++ b/sim/testsuite/frv/csthfu.cgs diff --git a/sim/testsuite/sim/frv/csthu.cgs b/sim/testsuite/frv/csthu.cgs index c7e2255..c7e2255 100644 --- a/sim/testsuite/sim/frv/csthu.cgs +++ b/sim/testsuite/frv/csthu.cgs diff --git a/sim/testsuite/sim/frv/cstq.cgs b/sim/testsuite/frv/cstq.cgs index 6f18332..6f18332 100644 --- a/sim/testsuite/sim/frv/cstq.cgs +++ b/sim/testsuite/frv/cstq.cgs diff --git a/sim/testsuite/sim/frv/cstu.cgs b/sim/testsuite/frv/cstu.cgs index 81a5b82..81a5b82 100644 --- a/sim/testsuite/sim/frv/cstu.cgs +++ b/sim/testsuite/frv/cstu.cgs diff --git a/sim/testsuite/sim/frv/csub.cgs b/sim/testsuite/frv/csub.cgs index 7d07c14..7d07c14 100644 --- a/sim/testsuite/sim/frv/csub.cgs +++ b/sim/testsuite/frv/csub.cgs diff --git a/sim/testsuite/sim/frv/csubcc.cgs b/sim/testsuite/frv/csubcc.cgs index 64cd93b..64cd93b 100644 --- a/sim/testsuite/sim/frv/csubcc.cgs +++ b/sim/testsuite/frv/csubcc.cgs diff --git a/sim/testsuite/sim/frv/cswap.cgs b/sim/testsuite/frv/cswap.cgs index 19a51d5..19a51d5 100644 --- a/sim/testsuite/sim/frv/cswap.cgs +++ b/sim/testsuite/frv/cswap.cgs diff --git a/sim/testsuite/sim/frv/cudiv.cgs b/sim/testsuite/frv/cudiv.cgs index 78f44ae..78f44ae 100644 --- a/sim/testsuite/sim/frv/cudiv.cgs +++ b/sim/testsuite/frv/cudiv.cgs diff --git a/sim/testsuite/sim/frv/cxor.cgs b/sim/testsuite/frv/cxor.cgs index 54a672d..54a672d 100644 --- a/sim/testsuite/sim/frv/cxor.cgs +++ b/sim/testsuite/frv/cxor.cgs diff --git a/sim/testsuite/sim/frv/cxorcc.cgs b/sim/testsuite/frv/cxorcc.cgs index 86d917d..86d917d 100644 --- a/sim/testsuite/sim/frv/cxorcc.cgs +++ b/sim/testsuite/frv/cxorcc.cgs diff --git a/sim/testsuite/sim/frv/dcef.cgs b/sim/testsuite/frv/dcef.cgs index 74475ef..74475ef 100644 --- a/sim/testsuite/sim/frv/dcef.cgs +++ b/sim/testsuite/frv/dcef.cgs diff --git a/sim/testsuite/sim/frv/dcei.cgs b/sim/testsuite/frv/dcei.cgs index 6254c06..6254c06 100644 --- a/sim/testsuite/sim/frv/dcei.cgs +++ b/sim/testsuite/frv/dcei.cgs diff --git a/sim/testsuite/sim/frv/dcf.cgs b/sim/testsuite/frv/dcf.cgs index f6e670e..f6e670e 100644 --- a/sim/testsuite/sim/frv/dcf.cgs +++ b/sim/testsuite/frv/dcf.cgs diff --git a/sim/testsuite/sim/frv/dci.cgs b/sim/testsuite/frv/dci.cgs index de481c3..de481c3 100644 --- a/sim/testsuite/sim/frv/dci.cgs +++ b/sim/testsuite/frv/dci.cgs diff --git a/sim/testsuite/sim/frv/exit47.ms b/sim/testsuite/frv/exit47.ms index 53306e5..53306e5 100644 --- a/sim/testsuite/sim/frv/exit47.ms +++ b/sim/testsuite/frv/exit47.ms diff --git a/sim/testsuite/sim/frv/fabsd.cgs b/sim/testsuite/frv/fabsd.cgs index 41a485e..41a485e 100644 --- a/sim/testsuite/sim/frv/fabsd.cgs +++ b/sim/testsuite/frv/fabsd.cgs diff --git a/sim/testsuite/sim/frv/fabss.cgs b/sim/testsuite/frv/fabss.cgs index f48514a..f48514a 100644 --- a/sim/testsuite/sim/frv/fabss.cgs +++ b/sim/testsuite/frv/fabss.cgs diff --git a/sim/testsuite/sim/frv/faddd.cgs b/sim/testsuite/frv/faddd.cgs index dbb6373..dbb6373 100644 --- a/sim/testsuite/sim/frv/faddd.cgs +++ b/sim/testsuite/frv/faddd.cgs diff --git a/sim/testsuite/sim/frv/fadds.cgs b/sim/testsuite/frv/fadds.cgs index d741ac9..d741ac9 100644 --- a/sim/testsuite/sim/frv/fadds.cgs +++ b/sim/testsuite/frv/fadds.cgs diff --git a/sim/testsuite/sim/frv/fbeq.cgs b/sim/testsuite/frv/fbeq.cgs index e51b2c9..e51b2c9 100644 --- a/sim/testsuite/sim/frv/fbeq.cgs +++ b/sim/testsuite/frv/fbeq.cgs diff --git a/sim/testsuite/sim/frv/fbeqlr.cgs b/sim/testsuite/frv/fbeqlr.cgs index af29cb9..af29cb9 100644 --- a/sim/testsuite/sim/frv/fbeqlr.cgs +++ b/sim/testsuite/frv/fbeqlr.cgs diff --git a/sim/testsuite/sim/frv/fbge.cgs b/sim/testsuite/frv/fbge.cgs index a20029e..a20029e 100644 --- a/sim/testsuite/sim/frv/fbge.cgs +++ b/sim/testsuite/frv/fbge.cgs diff --git a/sim/testsuite/sim/frv/fbgelr.cgs b/sim/testsuite/frv/fbgelr.cgs index 59e9410..59e9410 100644 --- a/sim/testsuite/sim/frv/fbgelr.cgs +++ b/sim/testsuite/frv/fbgelr.cgs diff --git a/sim/testsuite/sim/frv/fbgt.cgs b/sim/testsuite/frv/fbgt.cgs index 7cc4ea7..7cc4ea7 100644 --- a/sim/testsuite/sim/frv/fbgt.cgs +++ b/sim/testsuite/frv/fbgt.cgs diff --git a/sim/testsuite/sim/frv/fbgtlr.cgs b/sim/testsuite/frv/fbgtlr.cgs index 7e4a7a5..7e4a7a5 100644 --- a/sim/testsuite/sim/frv/fbgtlr.cgs +++ b/sim/testsuite/frv/fbgtlr.cgs diff --git a/sim/testsuite/sim/frv/fble.cgs b/sim/testsuite/frv/fble.cgs index e52936a..e52936a 100644 --- a/sim/testsuite/sim/frv/fble.cgs +++ b/sim/testsuite/frv/fble.cgs diff --git a/sim/testsuite/sim/frv/fblelr.cgs b/sim/testsuite/frv/fblelr.cgs index 92a47bc..92a47bc 100644 --- a/sim/testsuite/sim/frv/fblelr.cgs +++ b/sim/testsuite/frv/fblelr.cgs diff --git a/sim/testsuite/sim/frv/fblg.cgs b/sim/testsuite/frv/fblg.cgs index a16f802..a16f802 100644 --- a/sim/testsuite/sim/frv/fblg.cgs +++ b/sim/testsuite/frv/fblg.cgs diff --git a/sim/testsuite/sim/frv/fblglr.cgs b/sim/testsuite/frv/fblglr.cgs index e7a32b0..e7a32b0 100644 --- a/sim/testsuite/sim/frv/fblglr.cgs +++ b/sim/testsuite/frv/fblglr.cgs diff --git a/sim/testsuite/sim/frv/fblt.cgs b/sim/testsuite/frv/fblt.cgs index ef7e5c7..ef7e5c7 100644 --- a/sim/testsuite/sim/frv/fblt.cgs +++ b/sim/testsuite/frv/fblt.cgs diff --git a/sim/testsuite/sim/frv/fbltlr.cgs b/sim/testsuite/frv/fbltlr.cgs index 0a2c436..0a2c436 100644 --- a/sim/testsuite/sim/frv/fbltlr.cgs +++ b/sim/testsuite/frv/fbltlr.cgs diff --git a/sim/testsuite/sim/frv/fbne.cgs b/sim/testsuite/frv/fbne.cgs index f376eea..f376eea 100644 --- a/sim/testsuite/sim/frv/fbne.cgs +++ b/sim/testsuite/frv/fbne.cgs diff --git a/sim/testsuite/sim/frv/fbnelr.cgs b/sim/testsuite/frv/fbnelr.cgs index 334d185..334d185 100644 --- a/sim/testsuite/sim/frv/fbnelr.cgs +++ b/sim/testsuite/frv/fbnelr.cgs diff --git a/sim/testsuite/sim/frv/fbno.cgs b/sim/testsuite/frv/fbno.cgs index a3dc587..a3dc587 100644 --- a/sim/testsuite/sim/frv/fbno.cgs +++ b/sim/testsuite/frv/fbno.cgs diff --git a/sim/testsuite/sim/frv/fbnolr.cgs b/sim/testsuite/frv/fbnolr.cgs index be5a0ef..be5a0ef 100644 --- a/sim/testsuite/sim/frv/fbnolr.cgs +++ b/sim/testsuite/frv/fbnolr.cgs diff --git a/sim/testsuite/sim/frv/fbo.cgs b/sim/testsuite/frv/fbo.cgs index 42062c9..42062c9 100644 --- a/sim/testsuite/sim/frv/fbo.cgs +++ b/sim/testsuite/frv/fbo.cgs diff --git a/sim/testsuite/sim/frv/fbolr.cgs b/sim/testsuite/frv/fbolr.cgs index 2f9bfb3..2f9bfb3 100644 --- a/sim/testsuite/sim/frv/fbolr.cgs +++ b/sim/testsuite/frv/fbolr.cgs diff --git a/sim/testsuite/sim/frv/fbra.cgs b/sim/testsuite/frv/fbra.cgs index 2f29308..2f29308 100644 --- a/sim/testsuite/sim/frv/fbra.cgs +++ b/sim/testsuite/frv/fbra.cgs diff --git a/sim/testsuite/sim/frv/fbralr.cgs b/sim/testsuite/frv/fbralr.cgs index d57afc9..d57afc9 100644 --- a/sim/testsuite/sim/frv/fbralr.cgs +++ b/sim/testsuite/frv/fbralr.cgs diff --git a/sim/testsuite/sim/frv/fbu.cgs b/sim/testsuite/frv/fbu.cgs index f397001..f397001 100644 --- a/sim/testsuite/sim/frv/fbu.cgs +++ b/sim/testsuite/frv/fbu.cgs diff --git a/sim/testsuite/sim/frv/fbue.cgs b/sim/testsuite/frv/fbue.cgs index dd1d636..dd1d636 100644 --- a/sim/testsuite/sim/frv/fbue.cgs +++ b/sim/testsuite/frv/fbue.cgs diff --git a/sim/testsuite/sim/frv/fbuelr.cgs b/sim/testsuite/frv/fbuelr.cgs index 62ca6aa..62ca6aa 100644 --- a/sim/testsuite/sim/frv/fbuelr.cgs +++ b/sim/testsuite/frv/fbuelr.cgs diff --git a/sim/testsuite/sim/frv/fbug.cgs b/sim/testsuite/frv/fbug.cgs index 3a5ee01..3a5ee01 100644 --- a/sim/testsuite/sim/frv/fbug.cgs +++ b/sim/testsuite/frv/fbug.cgs diff --git a/sim/testsuite/sim/frv/fbuge.cgs b/sim/testsuite/frv/fbuge.cgs index edbf7f8..edbf7f8 100644 --- a/sim/testsuite/sim/frv/fbuge.cgs +++ b/sim/testsuite/frv/fbuge.cgs diff --git a/sim/testsuite/sim/frv/fbugelr.cgs b/sim/testsuite/frv/fbugelr.cgs index b1799c5..b1799c5 100644 --- a/sim/testsuite/sim/frv/fbugelr.cgs +++ b/sim/testsuite/frv/fbugelr.cgs diff --git a/sim/testsuite/sim/frv/fbuglr.cgs b/sim/testsuite/frv/fbuglr.cgs index d660a95..d660a95 100644 --- a/sim/testsuite/sim/frv/fbuglr.cgs +++ b/sim/testsuite/frv/fbuglr.cgs diff --git a/sim/testsuite/sim/frv/fbul.cgs b/sim/testsuite/frv/fbul.cgs index 47b689d..47b689d 100644 --- a/sim/testsuite/sim/frv/fbul.cgs +++ b/sim/testsuite/frv/fbul.cgs diff --git a/sim/testsuite/sim/frv/fbule.cgs b/sim/testsuite/frv/fbule.cgs index ad5f4e9..ad5f4e9 100644 --- a/sim/testsuite/sim/frv/fbule.cgs +++ b/sim/testsuite/frv/fbule.cgs diff --git a/sim/testsuite/sim/frv/fbulelr.cgs b/sim/testsuite/frv/fbulelr.cgs index f34d58c..f34d58c 100644 --- a/sim/testsuite/sim/frv/fbulelr.cgs +++ b/sim/testsuite/frv/fbulelr.cgs diff --git a/sim/testsuite/sim/frv/fbullr.cgs b/sim/testsuite/frv/fbullr.cgs index 2d5b251..2d5b251 100644 --- a/sim/testsuite/sim/frv/fbullr.cgs +++ b/sim/testsuite/frv/fbullr.cgs diff --git a/sim/testsuite/sim/frv/fbulr.cgs b/sim/testsuite/frv/fbulr.cgs index d8594bc..d8594bc 100644 --- a/sim/testsuite/sim/frv/fbulr.cgs +++ b/sim/testsuite/frv/fbulr.cgs diff --git a/sim/testsuite/sim/frv/fcbeqlr.cgs b/sim/testsuite/frv/fcbeqlr.cgs index b87e77f..b87e77f 100644 --- a/sim/testsuite/sim/frv/fcbeqlr.cgs +++ b/sim/testsuite/frv/fcbeqlr.cgs diff --git a/sim/testsuite/sim/frv/fcbgelr.cgs b/sim/testsuite/frv/fcbgelr.cgs index cc1b9d7..cc1b9d7 100644 --- a/sim/testsuite/sim/frv/fcbgelr.cgs +++ b/sim/testsuite/frv/fcbgelr.cgs diff --git a/sim/testsuite/sim/frv/fcbgtlr.cgs b/sim/testsuite/frv/fcbgtlr.cgs index 76204e2..76204e2 100644 --- a/sim/testsuite/sim/frv/fcbgtlr.cgs +++ b/sim/testsuite/frv/fcbgtlr.cgs diff --git a/sim/testsuite/sim/frv/fcblelr.cgs b/sim/testsuite/frv/fcblelr.cgs index b9850d6..b9850d6 100644 --- a/sim/testsuite/sim/frv/fcblelr.cgs +++ b/sim/testsuite/frv/fcblelr.cgs diff --git a/sim/testsuite/sim/frv/fcblglr.cgs b/sim/testsuite/frv/fcblglr.cgs index e875d40..e875d40 100644 --- a/sim/testsuite/sim/frv/fcblglr.cgs +++ b/sim/testsuite/frv/fcblglr.cgs diff --git a/sim/testsuite/sim/frv/fcbltlr.cgs b/sim/testsuite/frv/fcbltlr.cgs index d15dd30..d15dd30 100644 --- a/sim/testsuite/sim/frv/fcbltlr.cgs +++ b/sim/testsuite/frv/fcbltlr.cgs diff --git a/sim/testsuite/sim/frv/fcbnelr.cgs b/sim/testsuite/frv/fcbnelr.cgs index cb0aa26..cb0aa26 100644 --- a/sim/testsuite/sim/frv/fcbnelr.cgs +++ b/sim/testsuite/frv/fcbnelr.cgs diff --git a/sim/testsuite/sim/frv/fcbnolr.cgs b/sim/testsuite/frv/fcbnolr.cgs index 3c1b73a..3c1b73a 100644 --- a/sim/testsuite/sim/frv/fcbnolr.cgs +++ b/sim/testsuite/frv/fcbnolr.cgs diff --git a/sim/testsuite/sim/frv/fcbolr.cgs b/sim/testsuite/frv/fcbolr.cgs index 31909f1..31909f1 100644 --- a/sim/testsuite/sim/frv/fcbolr.cgs +++ b/sim/testsuite/frv/fcbolr.cgs diff --git a/sim/testsuite/sim/frv/fcbralr.cgs b/sim/testsuite/frv/fcbralr.cgs index 60359d8..60359d8 100644 --- a/sim/testsuite/sim/frv/fcbralr.cgs +++ b/sim/testsuite/frv/fcbralr.cgs diff --git a/sim/testsuite/sim/frv/fcbuelr.cgs b/sim/testsuite/frv/fcbuelr.cgs index e102ee3..e102ee3 100644 --- a/sim/testsuite/sim/frv/fcbuelr.cgs +++ b/sim/testsuite/frv/fcbuelr.cgs diff --git a/sim/testsuite/sim/frv/fcbugelr.cgs b/sim/testsuite/frv/fcbugelr.cgs index 8ecd141..8ecd141 100644 --- a/sim/testsuite/sim/frv/fcbugelr.cgs +++ b/sim/testsuite/frv/fcbugelr.cgs diff --git a/sim/testsuite/sim/frv/fcbuglr.cgs b/sim/testsuite/frv/fcbuglr.cgs index d9470a8..d9470a8 100644 --- a/sim/testsuite/sim/frv/fcbuglr.cgs +++ b/sim/testsuite/frv/fcbuglr.cgs diff --git a/sim/testsuite/sim/frv/fcbulelr.cgs b/sim/testsuite/frv/fcbulelr.cgs index 3f1da04..3f1da04 100644 --- a/sim/testsuite/sim/frv/fcbulelr.cgs +++ b/sim/testsuite/frv/fcbulelr.cgs diff --git a/sim/testsuite/sim/frv/fcbullr.cgs b/sim/testsuite/frv/fcbullr.cgs index 1a87dde..1a87dde 100644 --- a/sim/testsuite/sim/frv/fcbullr.cgs +++ b/sim/testsuite/frv/fcbullr.cgs diff --git a/sim/testsuite/sim/frv/fcbulr.cgs b/sim/testsuite/frv/fcbulr.cgs index c81dff3..c81dff3 100644 --- a/sim/testsuite/sim/frv/fcbulr.cgs +++ b/sim/testsuite/frv/fcbulr.cgs diff --git a/sim/testsuite/sim/frv/fckeq.cgs b/sim/testsuite/frv/fckeq.cgs index 572a86d..572a86d 100644 --- a/sim/testsuite/sim/frv/fckeq.cgs +++ b/sim/testsuite/frv/fckeq.cgs diff --git a/sim/testsuite/sim/frv/fckge.cgs b/sim/testsuite/frv/fckge.cgs index 91a1efd..91a1efd 100644 --- a/sim/testsuite/sim/frv/fckge.cgs +++ b/sim/testsuite/frv/fckge.cgs diff --git a/sim/testsuite/sim/frv/fckgt.cgs b/sim/testsuite/frv/fckgt.cgs index 06715f9..06715f9 100644 --- a/sim/testsuite/sim/frv/fckgt.cgs +++ b/sim/testsuite/frv/fckgt.cgs diff --git a/sim/testsuite/sim/frv/fckle.cgs b/sim/testsuite/frv/fckle.cgs index 7d5e6da..7d5e6da 100644 --- a/sim/testsuite/sim/frv/fckle.cgs +++ b/sim/testsuite/frv/fckle.cgs diff --git a/sim/testsuite/sim/frv/fcklg.cgs b/sim/testsuite/frv/fcklg.cgs index f8df5a1..f8df5a1 100644 --- a/sim/testsuite/sim/frv/fcklg.cgs +++ b/sim/testsuite/frv/fcklg.cgs diff --git a/sim/testsuite/sim/frv/fcklt.cgs b/sim/testsuite/frv/fcklt.cgs index 14e5371..14e5371 100644 --- a/sim/testsuite/sim/frv/fcklt.cgs +++ b/sim/testsuite/frv/fcklt.cgs diff --git a/sim/testsuite/sim/frv/fckne.cgs b/sim/testsuite/frv/fckne.cgs index 774f837..774f837 100644 --- a/sim/testsuite/sim/frv/fckne.cgs +++ b/sim/testsuite/frv/fckne.cgs diff --git a/sim/testsuite/sim/frv/fckno.cgs b/sim/testsuite/frv/fckno.cgs index 08513a2..08513a2 100644 --- a/sim/testsuite/sim/frv/fckno.cgs +++ b/sim/testsuite/frv/fckno.cgs diff --git a/sim/testsuite/sim/frv/fcko.cgs b/sim/testsuite/frv/fcko.cgs index 06d5640..06d5640 100644 --- a/sim/testsuite/sim/frv/fcko.cgs +++ b/sim/testsuite/frv/fcko.cgs diff --git a/sim/testsuite/sim/frv/fckra.cgs b/sim/testsuite/frv/fckra.cgs index a74b9fc..a74b9fc 100644 --- a/sim/testsuite/sim/frv/fckra.cgs +++ b/sim/testsuite/frv/fckra.cgs diff --git a/sim/testsuite/sim/frv/fcku.cgs b/sim/testsuite/frv/fcku.cgs index 9aaa635..9aaa635 100644 --- a/sim/testsuite/sim/frv/fcku.cgs +++ b/sim/testsuite/frv/fcku.cgs diff --git a/sim/testsuite/sim/frv/fckue.cgs b/sim/testsuite/frv/fckue.cgs index 0bd7696..0bd7696 100644 --- a/sim/testsuite/sim/frv/fckue.cgs +++ b/sim/testsuite/frv/fckue.cgs diff --git a/sim/testsuite/sim/frv/fckug.cgs b/sim/testsuite/frv/fckug.cgs index f810335..f810335 100644 --- a/sim/testsuite/sim/frv/fckug.cgs +++ b/sim/testsuite/frv/fckug.cgs diff --git a/sim/testsuite/sim/frv/fckuge.cgs b/sim/testsuite/frv/fckuge.cgs index d812638..d812638 100644 --- a/sim/testsuite/sim/frv/fckuge.cgs +++ b/sim/testsuite/frv/fckuge.cgs diff --git a/sim/testsuite/sim/frv/fckul.cgs b/sim/testsuite/frv/fckul.cgs index 2d30d92..2d30d92 100644 --- a/sim/testsuite/sim/frv/fckul.cgs +++ b/sim/testsuite/frv/fckul.cgs diff --git a/sim/testsuite/sim/frv/fckule.cgs b/sim/testsuite/frv/fckule.cgs index 9830a66..9830a66 100644 --- a/sim/testsuite/sim/frv/fckule.cgs +++ b/sim/testsuite/frv/fckule.cgs diff --git a/sim/testsuite/sim/frv/fcmpd.cgs b/sim/testsuite/frv/fcmpd.cgs index 5c86266..5c86266 100644 --- a/sim/testsuite/sim/frv/fcmpd.cgs +++ b/sim/testsuite/frv/fcmpd.cgs diff --git a/sim/testsuite/sim/frv/fcmps.cgs b/sim/testsuite/frv/fcmps.cgs index ea1ccc0..ea1ccc0 100644 --- a/sim/testsuite/sim/frv/fcmps.cgs +++ b/sim/testsuite/frv/fcmps.cgs diff --git a/sim/testsuite/sim/frv/fdabss.cgs b/sim/testsuite/frv/fdabss.cgs index 83d3e1c..83d3e1c 100644 --- a/sim/testsuite/sim/frv/fdabss.cgs +++ b/sim/testsuite/frv/fdabss.cgs diff --git a/sim/testsuite/sim/frv/fdadds.cgs b/sim/testsuite/frv/fdadds.cgs index ecfa56c..ecfa56c 100644 --- a/sim/testsuite/sim/frv/fdadds.cgs +++ b/sim/testsuite/frv/fdadds.cgs diff --git a/sim/testsuite/sim/frv/fdcmps.cgs b/sim/testsuite/frv/fdcmps.cgs index 397832c..397832c 100644 --- a/sim/testsuite/sim/frv/fdcmps.cgs +++ b/sim/testsuite/frv/fdcmps.cgs diff --git a/sim/testsuite/sim/frv/fddivs.cgs b/sim/testsuite/frv/fddivs.cgs index ac423b2..ac423b2 100644 --- a/sim/testsuite/sim/frv/fddivs.cgs +++ b/sim/testsuite/frv/fddivs.cgs diff --git a/sim/testsuite/sim/frv/fditos.cgs b/sim/testsuite/frv/fditos.cgs index 412e8af..412e8af 100644 --- a/sim/testsuite/sim/frv/fditos.cgs +++ b/sim/testsuite/frv/fditos.cgs diff --git a/sim/testsuite/sim/frv/fdivd.cgs b/sim/testsuite/frv/fdivd.cgs index 65222bb..65222bb 100644 --- a/sim/testsuite/sim/frv/fdivd.cgs +++ b/sim/testsuite/frv/fdivd.cgs diff --git a/sim/testsuite/sim/frv/fdivs.cgs b/sim/testsuite/frv/fdivs.cgs index cf2bd4b..cf2bd4b 100644 --- a/sim/testsuite/sim/frv/fdivs.cgs +++ b/sim/testsuite/frv/fdivs.cgs diff --git a/sim/testsuite/sim/frv/fdmadds.cgs b/sim/testsuite/frv/fdmadds.cgs index 7035366..7035366 100644 --- a/sim/testsuite/sim/frv/fdmadds.cgs +++ b/sim/testsuite/frv/fdmadds.cgs diff --git a/sim/testsuite/sim/frv/fdmas.cgs b/sim/testsuite/frv/fdmas.cgs index a7162db..a7162db 100644 --- a/sim/testsuite/sim/frv/fdmas.cgs +++ b/sim/testsuite/frv/fdmas.cgs diff --git a/sim/testsuite/sim/frv/fdmovs.cgs b/sim/testsuite/frv/fdmovs.cgs index 58e9607..58e9607 100644 --- a/sim/testsuite/sim/frv/fdmovs.cgs +++ b/sim/testsuite/frv/fdmovs.cgs diff --git a/sim/testsuite/sim/frv/fdmss.cgs b/sim/testsuite/frv/fdmss.cgs index 5457a1e..5457a1e 100644 --- a/sim/testsuite/sim/frv/fdmss.cgs +++ b/sim/testsuite/frv/fdmss.cgs diff --git a/sim/testsuite/sim/frv/fdmulcs.cgs b/sim/testsuite/frv/fdmulcs.cgs index a7cb159..a7cb159 100644 --- a/sim/testsuite/sim/frv/fdmulcs.cgs +++ b/sim/testsuite/frv/fdmulcs.cgs diff --git a/sim/testsuite/sim/frv/fdmuls.cgs b/sim/testsuite/frv/fdmuls.cgs index 2c2c05a..2c2c05a 100644 --- a/sim/testsuite/sim/frv/fdmuls.cgs +++ b/sim/testsuite/frv/fdmuls.cgs diff --git a/sim/testsuite/sim/frv/fdnegs.cgs b/sim/testsuite/frv/fdnegs.cgs index db409cb..db409cb 100644 --- a/sim/testsuite/sim/frv/fdnegs.cgs +++ b/sim/testsuite/frv/fdnegs.cgs diff --git a/sim/testsuite/sim/frv/fdsads.cgs b/sim/testsuite/frv/fdsads.cgs index 123810d..123810d 100644 --- a/sim/testsuite/sim/frv/fdsads.cgs +++ b/sim/testsuite/frv/fdsads.cgs diff --git a/sim/testsuite/sim/frv/fdsqrts.cgs b/sim/testsuite/frv/fdsqrts.cgs index 6026b93..6026b93 100644 --- a/sim/testsuite/sim/frv/fdsqrts.cgs +++ b/sim/testsuite/frv/fdsqrts.cgs diff --git a/sim/testsuite/sim/frv/fdstoi.cgs b/sim/testsuite/frv/fdstoi.cgs index 5c79e49..5c79e49 100644 --- a/sim/testsuite/sim/frv/fdstoi.cgs +++ b/sim/testsuite/frv/fdstoi.cgs diff --git a/sim/testsuite/sim/frv/fdsubs.cgs b/sim/testsuite/frv/fdsubs.cgs index 93dae46..93dae46 100644 --- a/sim/testsuite/sim/frv/fdsubs.cgs +++ b/sim/testsuite/frv/fdsubs.cgs diff --git a/sim/testsuite/sim/frv/fdtoi.cgs b/sim/testsuite/frv/fdtoi.cgs index 1749852..1749852 100644 --- a/sim/testsuite/sim/frv/fdtoi.cgs +++ b/sim/testsuite/frv/fdtoi.cgs diff --git a/sim/testsuite/sim/frv/fitod.cgs b/sim/testsuite/frv/fitod.cgs index 62ef1f2..62ef1f2 100644 --- a/sim/testsuite/sim/frv/fitod.cgs +++ b/sim/testsuite/frv/fitod.cgs diff --git a/sim/testsuite/sim/frv/fitos.cgs b/sim/testsuite/frv/fitos.cgs index 2afe290..2afe290 100644 --- a/sim/testsuite/sim/frv/fitos.cgs +++ b/sim/testsuite/frv/fitos.cgs diff --git a/sim/testsuite/sim/frv/fmad.cgs b/sim/testsuite/frv/fmad.cgs index 64fee9c..64fee9c 100644 --- a/sim/testsuite/sim/frv/fmad.cgs +++ b/sim/testsuite/frv/fmad.cgs diff --git a/sim/testsuite/sim/frv/fmaddd.cgs b/sim/testsuite/frv/fmaddd.cgs index bfa816f..bfa816f 100644 --- a/sim/testsuite/sim/frv/fmaddd.cgs +++ b/sim/testsuite/frv/fmaddd.cgs diff --git a/sim/testsuite/sim/frv/fmadds.cgs b/sim/testsuite/frv/fmadds.cgs index 128c82a..128c82a 100644 --- a/sim/testsuite/sim/frv/fmadds.cgs +++ b/sim/testsuite/frv/fmadds.cgs diff --git a/sim/testsuite/sim/frv/fmas.cgs b/sim/testsuite/frv/fmas.cgs index 1e7b1df..1e7b1df 100644 --- a/sim/testsuite/sim/frv/fmas.cgs +++ b/sim/testsuite/frv/fmas.cgs diff --git a/sim/testsuite/sim/frv/fmovd.cgs b/sim/testsuite/frv/fmovd.cgs index 938faa2..938faa2 100644 --- a/sim/testsuite/sim/frv/fmovd.cgs +++ b/sim/testsuite/frv/fmovd.cgs diff --git a/sim/testsuite/sim/frv/fmovs.cgs b/sim/testsuite/frv/fmovs.cgs index 2a70277..2a70277 100644 --- a/sim/testsuite/sim/frv/fmovs.cgs +++ b/sim/testsuite/frv/fmovs.cgs diff --git a/sim/testsuite/sim/frv/fmsd.cgs b/sim/testsuite/frv/fmsd.cgs index cd2efbd..cd2efbd 100644 --- a/sim/testsuite/sim/frv/fmsd.cgs +++ b/sim/testsuite/frv/fmsd.cgs diff --git a/sim/testsuite/sim/frv/fmss.cgs b/sim/testsuite/frv/fmss.cgs index defe069..defe069 100644 --- a/sim/testsuite/sim/frv/fmss.cgs +++ b/sim/testsuite/frv/fmss.cgs diff --git a/sim/testsuite/sim/frv/fmsubd.cgs b/sim/testsuite/frv/fmsubd.cgs index 6b4c943..6b4c943 100644 --- a/sim/testsuite/sim/frv/fmsubd.cgs +++ b/sim/testsuite/frv/fmsubd.cgs diff --git a/sim/testsuite/sim/frv/fmsubs.cgs b/sim/testsuite/frv/fmsubs.cgs index 14a5bb3..14a5bb3 100644 --- a/sim/testsuite/sim/frv/fmsubs.cgs +++ b/sim/testsuite/frv/fmsubs.cgs diff --git a/sim/testsuite/sim/frv/fmuld.cgs b/sim/testsuite/frv/fmuld.cgs index e06ca07..e06ca07 100644 --- a/sim/testsuite/sim/frv/fmuld.cgs +++ b/sim/testsuite/frv/fmuld.cgs diff --git a/sim/testsuite/sim/frv/fmuls.cgs b/sim/testsuite/frv/fmuls.cgs index a92fa1e..a92fa1e 100644 --- a/sim/testsuite/sim/frv/fmuls.cgs +++ b/sim/testsuite/frv/fmuls.cgs diff --git a/sim/testsuite/sim/frv/fnegd.cgs b/sim/testsuite/frv/fnegd.cgs index c18721b..c18721b 100644 --- a/sim/testsuite/sim/frv/fnegd.cgs +++ b/sim/testsuite/frv/fnegd.cgs diff --git a/sim/testsuite/sim/frv/fnegs.cgs b/sim/testsuite/frv/fnegs.cgs index fdb8770..fdb8770 100644 --- a/sim/testsuite/sim/frv/fnegs.cgs +++ b/sim/testsuite/frv/fnegs.cgs diff --git a/sim/testsuite/sim/frv/fnop.cgs b/sim/testsuite/frv/fnop.cgs index 5e48384..5e48384 100644 --- a/sim/testsuite/sim/frv/fnop.cgs +++ b/sim/testsuite/frv/fnop.cgs diff --git a/sim/testsuite/sim/frv/fr400/addss.cgs b/sim/testsuite/frv/fr400/addss.cgs index b108f50..b108f50 100644 --- a/sim/testsuite/sim/frv/fr400/addss.cgs +++ b/sim/testsuite/frv/fr400/addss.cgs diff --git a/sim/testsuite/sim/frv/fr400/allinsn.exp b/sim/testsuite/frv/fr400/allinsn.exp index b169761..b169761 100644 --- a/sim/testsuite/sim/frv/fr400/allinsn.exp +++ b/sim/testsuite/frv/fr400/allinsn.exp diff --git a/sim/testsuite/sim/frv/fr400/csdiv.cgs b/sim/testsuite/frv/fr400/csdiv.cgs index 9fa6d8c..9fa6d8c 100644 --- a/sim/testsuite/sim/frv/fr400/csdiv.cgs +++ b/sim/testsuite/frv/fr400/csdiv.cgs diff --git a/sim/testsuite/sim/frv/fr400/maddaccs.cgs b/sim/testsuite/frv/fr400/maddaccs.cgs index 98659c4..98659c4 100644 --- a/sim/testsuite/sim/frv/fr400/maddaccs.cgs +++ b/sim/testsuite/frv/fr400/maddaccs.cgs diff --git a/sim/testsuite/sim/frv/fr400/masaccs.cgs b/sim/testsuite/frv/fr400/masaccs.cgs index 8fbde91..8fbde91 100644 --- a/sim/testsuite/sim/frv/fr400/masaccs.cgs +++ b/sim/testsuite/frv/fr400/masaccs.cgs diff --git a/sim/testsuite/sim/frv/fr400/maveh.cgs b/sim/testsuite/frv/fr400/maveh.cgs index 445e121..445e121 100644 --- a/sim/testsuite/sim/frv/fr400/maveh.cgs +++ b/sim/testsuite/frv/fr400/maveh.cgs diff --git a/sim/testsuite/sim/frv/fr400/mclracc.cgs b/sim/testsuite/frv/fr400/mclracc.cgs index 0297544..0297544 100644 --- a/sim/testsuite/sim/frv/fr400/mclracc.cgs +++ b/sim/testsuite/frv/fr400/mclracc.cgs diff --git a/sim/testsuite/sim/frv/fr400/mhdseth.cgs b/sim/testsuite/frv/fr400/mhdseth.cgs index b99c996..b99c996 100644 --- a/sim/testsuite/sim/frv/fr400/mhdseth.cgs +++ b/sim/testsuite/frv/fr400/mhdseth.cgs diff --git a/sim/testsuite/sim/frv/fr400/mhdsets.cgs b/sim/testsuite/frv/fr400/mhdsets.cgs index c495cb7..c495cb7 100644 --- a/sim/testsuite/sim/frv/fr400/mhdsets.cgs +++ b/sim/testsuite/frv/fr400/mhdsets.cgs diff --git a/sim/testsuite/sim/frv/fr400/mhsethih.cgs b/sim/testsuite/frv/fr400/mhsethih.cgs index fed9d23..fed9d23 100644 --- a/sim/testsuite/sim/frv/fr400/mhsethih.cgs +++ b/sim/testsuite/frv/fr400/mhsethih.cgs diff --git a/sim/testsuite/sim/frv/fr400/mhsethis.cgs b/sim/testsuite/frv/fr400/mhsethis.cgs index ade9102..ade9102 100644 --- a/sim/testsuite/sim/frv/fr400/mhsethis.cgs +++ b/sim/testsuite/frv/fr400/mhsethis.cgs diff --git a/sim/testsuite/sim/frv/fr400/mhsetloh.cgs b/sim/testsuite/frv/fr400/mhsetloh.cgs index 1dedb83..1dedb83 100644 --- a/sim/testsuite/sim/frv/fr400/mhsetloh.cgs +++ b/sim/testsuite/frv/fr400/mhsetloh.cgs diff --git a/sim/testsuite/sim/frv/fr400/mhsetlos.cgs b/sim/testsuite/frv/fr400/mhsetlos.cgs index 8e8839a..8e8839a 100644 --- a/sim/testsuite/sim/frv/fr400/mhsetlos.cgs +++ b/sim/testsuite/frv/fr400/mhsetlos.cgs diff --git a/sim/testsuite/sim/frv/fr400/movgs.cgs b/sim/testsuite/frv/fr400/movgs.cgs index 4e22aab..4e22aab 100644 --- a/sim/testsuite/sim/frv/fr400/movgs.cgs +++ b/sim/testsuite/frv/fr400/movgs.cgs diff --git a/sim/testsuite/sim/frv/fr400/movsg.cgs b/sim/testsuite/frv/fr400/movsg.cgs index 3f9df25..3f9df25 100644 --- a/sim/testsuite/sim/frv/fr400/movsg.cgs +++ b/sim/testsuite/frv/fr400/movsg.cgs diff --git a/sim/testsuite/sim/frv/fr400/msubaccs.cgs b/sim/testsuite/frv/fr400/msubaccs.cgs index f0aba1d..f0aba1d 100644 --- a/sim/testsuite/sim/frv/fr400/msubaccs.cgs +++ b/sim/testsuite/frv/fr400/msubaccs.cgs diff --git a/sim/testsuite/sim/frv/fr400/scutss.cgs b/sim/testsuite/frv/fr400/scutss.cgs index f958de6..f958de6 100644 --- a/sim/testsuite/sim/frv/fr400/scutss.cgs +++ b/sim/testsuite/frv/fr400/scutss.cgs diff --git a/sim/testsuite/sim/frv/fr400/sdiv.cgs b/sim/testsuite/frv/fr400/sdiv.cgs index b9c03cf..b9c03cf 100644 --- a/sim/testsuite/sim/frv/fr400/sdiv.cgs +++ b/sim/testsuite/frv/fr400/sdiv.cgs diff --git a/sim/testsuite/sim/frv/fr400/sdivi.cgs b/sim/testsuite/frv/fr400/sdivi.cgs index fda573e..fda573e 100644 --- a/sim/testsuite/sim/frv/fr400/sdivi.cgs +++ b/sim/testsuite/frv/fr400/sdivi.cgs diff --git a/sim/testsuite/sim/frv/fr400/slass.cgs b/sim/testsuite/frv/fr400/slass.cgs index 3e8bcac..3e8bcac 100644 --- a/sim/testsuite/sim/frv/fr400/slass.cgs +++ b/sim/testsuite/frv/fr400/slass.cgs diff --git a/sim/testsuite/sim/frv/fr400/smass.cgs b/sim/testsuite/frv/fr400/smass.cgs index 4594ecd..4594ecd 100644 --- a/sim/testsuite/sim/frv/fr400/smass.cgs +++ b/sim/testsuite/frv/fr400/smass.cgs diff --git a/sim/testsuite/sim/frv/fr400/smsss.cgs b/sim/testsuite/frv/fr400/smsss.cgs index 50876d8..50876d8 100644 --- a/sim/testsuite/sim/frv/fr400/smsss.cgs +++ b/sim/testsuite/frv/fr400/smsss.cgs diff --git a/sim/testsuite/sim/frv/fr400/smu.cgs b/sim/testsuite/frv/fr400/smu.cgs index eae788e..eae788e 100644 --- a/sim/testsuite/sim/frv/fr400/smu.cgs +++ b/sim/testsuite/frv/fr400/smu.cgs diff --git a/sim/testsuite/sim/frv/fr400/subss.cgs b/sim/testsuite/frv/fr400/subss.cgs index fcda589..fcda589 100644 --- a/sim/testsuite/sim/frv/fr400/subss.cgs +++ b/sim/testsuite/frv/fr400/subss.cgs diff --git a/sim/testsuite/sim/frv/fr400/udiv.cgs b/sim/testsuite/frv/fr400/udiv.cgs index dd92bcd..dd92bcd 100644 --- a/sim/testsuite/sim/frv/fr400/udiv.cgs +++ b/sim/testsuite/frv/fr400/udiv.cgs diff --git a/sim/testsuite/sim/frv/fr400/udivi.cgs b/sim/testsuite/frv/fr400/udivi.cgs index 69a7937..69a7937 100644 --- a/sim/testsuite/sim/frv/fr400/udivi.cgs +++ b/sim/testsuite/frv/fr400/udivi.cgs diff --git a/sim/testsuite/sim/frv/fr500/allinsn.exp b/sim/testsuite/frv/fr500/allinsn.exp index 7d19259..7d19259 100644 --- a/sim/testsuite/sim/frv/fr500/allinsn.exp +++ b/sim/testsuite/frv/fr500/allinsn.exp diff --git a/sim/testsuite/sim/frv/fr500/cmqaddhss.cgs b/sim/testsuite/frv/fr500/cmqaddhss.cgs index 9c88620..9c88620 100644 --- a/sim/testsuite/sim/frv/fr500/cmqaddhss.cgs +++ b/sim/testsuite/frv/fr500/cmqaddhss.cgs diff --git a/sim/testsuite/sim/frv/fr500/cmqaddhus.cgs b/sim/testsuite/frv/fr500/cmqaddhus.cgs index 5b29c9a..5b29c9a 100644 --- a/sim/testsuite/sim/frv/fr500/cmqaddhus.cgs +++ b/sim/testsuite/frv/fr500/cmqaddhus.cgs diff --git a/sim/testsuite/sim/frv/fr500/cmqsubhss.cgs b/sim/testsuite/frv/fr500/cmqsubhss.cgs index 4dbee66..4dbee66 100644 --- a/sim/testsuite/sim/frv/fr500/cmqsubhss.cgs +++ b/sim/testsuite/frv/fr500/cmqsubhss.cgs diff --git a/sim/testsuite/sim/frv/fr500/cmqsubhus.cgs b/sim/testsuite/frv/fr500/cmqsubhus.cgs index f60ae98..f60ae98 100644 --- a/sim/testsuite/sim/frv/fr500/cmqsubhus.cgs +++ b/sim/testsuite/frv/fr500/cmqsubhus.cgs diff --git a/sim/testsuite/sim/frv/fr500/dcpl.cgs b/sim/testsuite/frv/fr500/dcpl.cgs index c0c904c..c0c904c 100644 --- a/sim/testsuite/sim/frv/fr500/dcpl.cgs +++ b/sim/testsuite/frv/fr500/dcpl.cgs diff --git a/sim/testsuite/sim/frv/fr500/dcul.cgs b/sim/testsuite/frv/fr500/dcul.cgs index 1c5bd93..1c5bd93 100644 --- a/sim/testsuite/sim/frv/fr500/dcul.cgs +++ b/sim/testsuite/frv/fr500/dcul.cgs diff --git a/sim/testsuite/sim/frv/fr500/mclracc.cgs b/sim/testsuite/frv/fr500/mclracc.cgs index 43fcf75..43fcf75 100644 --- a/sim/testsuite/sim/frv/fr500/mclracc.cgs +++ b/sim/testsuite/frv/fr500/mclracc.cgs diff --git a/sim/testsuite/sim/frv/fr500/mqaddhss.cgs b/sim/testsuite/frv/fr500/mqaddhss.cgs index 7183a3f..7183a3f 100644 --- a/sim/testsuite/sim/frv/fr500/mqaddhss.cgs +++ b/sim/testsuite/frv/fr500/mqaddhss.cgs diff --git a/sim/testsuite/sim/frv/fr500/mqaddhus.cgs b/sim/testsuite/frv/fr500/mqaddhus.cgs index 9faa109..9faa109 100644 --- a/sim/testsuite/sim/frv/fr500/mqaddhus.cgs +++ b/sim/testsuite/frv/fr500/mqaddhus.cgs diff --git a/sim/testsuite/sim/frv/fr500/mqsubhss.cgs b/sim/testsuite/frv/fr500/mqsubhss.cgs index 74d5a87..74d5a87 100644 --- a/sim/testsuite/sim/frv/fr500/mqsubhss.cgs +++ b/sim/testsuite/frv/fr500/mqsubhss.cgs diff --git a/sim/testsuite/sim/frv/fr500/mqsubhus.cgs b/sim/testsuite/frv/fr500/mqsubhus.cgs index 44aa7a9..44aa7a9 100644 --- a/sim/testsuite/sim/frv/fr500/mqsubhus.cgs +++ b/sim/testsuite/frv/fr500/mqsubhus.cgs diff --git a/sim/testsuite/sim/frv/fr550/allinsn.exp b/sim/testsuite/frv/fr550/allinsn.exp index 1fe1795..1fe1795 100644 --- a/sim/testsuite/sim/frv/fr550/allinsn.exp +++ b/sim/testsuite/frv/fr550/allinsn.exp diff --git a/sim/testsuite/sim/frv/fr550/cmaddhss.cgs b/sim/testsuite/frv/fr550/cmaddhss.cgs index 174a3dc..174a3dc 100644 --- a/sim/testsuite/sim/frv/fr550/cmaddhss.cgs +++ b/sim/testsuite/frv/fr550/cmaddhss.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmaddhus.cgs b/sim/testsuite/frv/fr550/cmaddhus.cgs index 40e1152..40e1152 100644 --- a/sim/testsuite/sim/frv/fr550/cmaddhus.cgs +++ b/sim/testsuite/frv/fr550/cmaddhus.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmcpxiu.cgs b/sim/testsuite/frv/fr550/cmcpxiu.cgs index 341949b..341949b 100644 --- a/sim/testsuite/sim/frv/fr550/cmcpxiu.cgs +++ b/sim/testsuite/frv/fr550/cmcpxiu.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmcpxru.cgs b/sim/testsuite/frv/fr550/cmcpxru.cgs index 3eeb0a0..3eeb0a0 100644 --- a/sim/testsuite/sim/frv/fr550/cmcpxru.cgs +++ b/sim/testsuite/frv/fr550/cmcpxru.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmmachs.cgs b/sim/testsuite/frv/fr550/cmmachs.cgs index f716867..f716867 100644 --- a/sim/testsuite/sim/frv/fr550/cmmachs.cgs +++ b/sim/testsuite/frv/fr550/cmmachs.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmmachu.cgs b/sim/testsuite/frv/fr550/cmmachu.cgs index 176d1b1..176d1b1 100644 --- a/sim/testsuite/sim/frv/fr550/cmmachu.cgs +++ b/sim/testsuite/frv/fr550/cmmachu.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmqaddhss.cgs b/sim/testsuite/frv/fr550/cmqaddhss.cgs index 3d32bec..3d32bec 100644 --- a/sim/testsuite/sim/frv/fr550/cmqaddhss.cgs +++ b/sim/testsuite/frv/fr550/cmqaddhss.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmqaddhus.cgs b/sim/testsuite/frv/fr550/cmqaddhus.cgs index 4e25ba4..4e25ba4 100644 --- a/sim/testsuite/sim/frv/fr550/cmqaddhus.cgs +++ b/sim/testsuite/frv/fr550/cmqaddhus.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmqmachs.cgs b/sim/testsuite/frv/fr550/cmqmachs.cgs index 0aee4f0..0aee4f0 100644 --- a/sim/testsuite/sim/frv/fr550/cmqmachs.cgs +++ b/sim/testsuite/frv/fr550/cmqmachs.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmqmachu.cgs b/sim/testsuite/frv/fr550/cmqmachu.cgs index 8b880f8..8b880f8 100644 --- a/sim/testsuite/sim/frv/fr550/cmqmachu.cgs +++ b/sim/testsuite/frv/fr550/cmqmachu.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmqsubhss.cgs b/sim/testsuite/frv/fr550/cmqsubhss.cgs index 490b449..490b449 100644 --- a/sim/testsuite/sim/frv/fr550/cmqsubhss.cgs +++ b/sim/testsuite/frv/fr550/cmqsubhss.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmqsubhus.cgs b/sim/testsuite/frv/fr550/cmqsubhus.cgs index 90bd89a..90bd89a 100644 --- a/sim/testsuite/sim/frv/fr550/cmqsubhus.cgs +++ b/sim/testsuite/frv/fr550/cmqsubhus.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmsubhss.cgs b/sim/testsuite/frv/fr550/cmsubhss.cgs index 9370d54..9370d54 100644 --- a/sim/testsuite/sim/frv/fr550/cmsubhss.cgs +++ b/sim/testsuite/frv/fr550/cmsubhss.cgs diff --git a/sim/testsuite/sim/frv/fr550/cmsubhus.cgs b/sim/testsuite/frv/fr550/cmsubhus.cgs index 5cf676b..5cf676b 100644 --- a/sim/testsuite/sim/frv/fr550/cmsubhus.cgs +++ b/sim/testsuite/frv/fr550/cmsubhus.cgs diff --git a/sim/testsuite/sim/frv/fr550/dcpl.cgs b/sim/testsuite/frv/fr550/dcpl.cgs index 93c659a..93c659a 100644 --- a/sim/testsuite/sim/frv/fr550/dcpl.cgs +++ b/sim/testsuite/frv/fr550/dcpl.cgs diff --git a/sim/testsuite/sim/frv/fr550/dcul.cgs b/sim/testsuite/frv/fr550/dcul.cgs index a3bd4be..a3bd4be 100644 --- a/sim/testsuite/sim/frv/fr550/dcul.cgs +++ b/sim/testsuite/frv/fr550/dcul.cgs diff --git a/sim/testsuite/sim/frv/fr550/mabshs.cgs b/sim/testsuite/frv/fr550/mabshs.cgs index 9168df8..9168df8 100644 --- a/sim/testsuite/sim/frv/fr550/mabshs.cgs +++ b/sim/testsuite/frv/fr550/mabshs.cgs diff --git a/sim/testsuite/sim/frv/fr550/maddaccs.cgs b/sim/testsuite/frv/fr550/maddaccs.cgs index 262a148..262a148 100644 --- a/sim/testsuite/sim/frv/fr550/maddaccs.cgs +++ b/sim/testsuite/frv/fr550/maddaccs.cgs diff --git a/sim/testsuite/sim/frv/fr550/maddhss.cgs b/sim/testsuite/frv/fr550/maddhss.cgs index 8c5c714..8c5c714 100644 --- a/sim/testsuite/sim/frv/fr550/maddhss.cgs +++ b/sim/testsuite/frv/fr550/maddhss.cgs diff --git a/sim/testsuite/sim/frv/fr550/maddhus.cgs b/sim/testsuite/frv/fr550/maddhus.cgs index 93d06bd..93d06bd 100644 --- a/sim/testsuite/sim/frv/fr550/maddhus.cgs +++ b/sim/testsuite/frv/fr550/maddhus.cgs diff --git a/sim/testsuite/sim/frv/fr550/masaccs.cgs b/sim/testsuite/frv/fr550/masaccs.cgs index 9595d16..9595d16 100644 --- a/sim/testsuite/sim/frv/fr550/masaccs.cgs +++ b/sim/testsuite/frv/fr550/masaccs.cgs diff --git a/sim/testsuite/sim/frv/fr550/mdaddaccs.cgs b/sim/testsuite/frv/fr550/mdaddaccs.cgs index 92d23d0..92d23d0 100644 --- a/sim/testsuite/sim/frv/fr550/mdaddaccs.cgs +++ b/sim/testsuite/frv/fr550/mdaddaccs.cgs diff --git a/sim/testsuite/sim/frv/fr550/mdasaccs.cgs b/sim/testsuite/frv/fr550/mdasaccs.cgs index 8821621..8821621 100644 --- a/sim/testsuite/sim/frv/fr550/mdasaccs.cgs +++ b/sim/testsuite/frv/fr550/mdasaccs.cgs diff --git a/sim/testsuite/sim/frv/fr550/mdsubaccs.cgs b/sim/testsuite/frv/fr550/mdsubaccs.cgs index 1fe7498..1fe7498 100644 --- a/sim/testsuite/sim/frv/fr550/mdsubaccs.cgs +++ b/sim/testsuite/frv/fr550/mdsubaccs.cgs diff --git a/sim/testsuite/sim/frv/fr550/mmachs.cgs b/sim/testsuite/frv/fr550/mmachs.cgs index 9014076..9014076 100644 --- a/sim/testsuite/sim/frv/fr550/mmachs.cgs +++ b/sim/testsuite/frv/fr550/mmachs.cgs diff --git a/sim/testsuite/sim/frv/fr550/mmachu.cgs b/sim/testsuite/frv/fr550/mmachu.cgs index cd5c03c..cd5c03c 100644 --- a/sim/testsuite/sim/frv/fr550/mmachu.cgs +++ b/sim/testsuite/frv/fr550/mmachu.cgs diff --git a/sim/testsuite/sim/frv/fr550/mmrdhs.cgs b/sim/testsuite/frv/fr550/mmrdhs.cgs index 1aeb1b5..1aeb1b5 100644 --- a/sim/testsuite/sim/frv/fr550/mmrdhs.cgs +++ b/sim/testsuite/frv/fr550/mmrdhs.cgs diff --git a/sim/testsuite/sim/frv/fr550/mmrdhu.cgs b/sim/testsuite/frv/fr550/mmrdhu.cgs index 99378bc..99378bc 100644 --- a/sim/testsuite/sim/frv/fr550/mmrdhu.cgs +++ b/sim/testsuite/frv/fr550/mmrdhu.cgs diff --git a/sim/testsuite/sim/frv/fr550/mqaddhss.cgs b/sim/testsuite/frv/fr550/mqaddhss.cgs index b0c7853..b0c7853 100644 --- a/sim/testsuite/sim/frv/fr550/mqaddhss.cgs +++ b/sim/testsuite/frv/fr550/mqaddhss.cgs diff --git a/sim/testsuite/sim/frv/fr550/mqaddhus.cgs b/sim/testsuite/frv/fr550/mqaddhus.cgs index 7f8b755..7f8b755 100644 --- a/sim/testsuite/sim/frv/fr550/mqaddhus.cgs +++ b/sim/testsuite/frv/fr550/mqaddhus.cgs diff --git a/sim/testsuite/sim/frv/fr550/mqmachs.cgs b/sim/testsuite/frv/fr550/mqmachs.cgs index 2f18620..2f18620 100644 --- a/sim/testsuite/sim/frv/fr550/mqmachs.cgs +++ b/sim/testsuite/frv/fr550/mqmachs.cgs diff --git a/sim/testsuite/sim/frv/fr550/mqmachu.cgs b/sim/testsuite/frv/fr550/mqmachu.cgs index 71cba98..71cba98 100644 --- a/sim/testsuite/sim/frv/fr550/mqmachu.cgs +++ b/sim/testsuite/frv/fr550/mqmachu.cgs diff --git a/sim/testsuite/sim/frv/fr550/mqmacxhs.cgs b/sim/testsuite/frv/fr550/mqmacxhs.cgs index aded33e..aded33e 100644 --- a/sim/testsuite/sim/frv/fr550/mqmacxhs.cgs +++ b/sim/testsuite/frv/fr550/mqmacxhs.cgs diff --git a/sim/testsuite/sim/frv/fr550/mqsubhss.cgs b/sim/testsuite/frv/fr550/mqsubhss.cgs index a8936e9..a8936e9 100644 --- a/sim/testsuite/sim/frv/fr550/mqsubhss.cgs +++ b/sim/testsuite/frv/fr550/mqsubhss.cgs diff --git a/sim/testsuite/sim/frv/fr550/mqsubhus.cgs b/sim/testsuite/frv/fr550/mqsubhus.cgs index fc92eb5..fc92eb5 100644 --- a/sim/testsuite/sim/frv/fr550/mqsubhus.cgs +++ b/sim/testsuite/frv/fr550/mqsubhus.cgs diff --git a/sim/testsuite/sim/frv/fr550/mqxmachs.cgs b/sim/testsuite/frv/fr550/mqxmachs.cgs index 3c08e41..3c08e41 100644 --- a/sim/testsuite/sim/frv/fr550/mqxmachs.cgs +++ b/sim/testsuite/frv/fr550/mqxmachs.cgs diff --git a/sim/testsuite/sim/frv/fr550/mqxmacxhs.cgs b/sim/testsuite/frv/fr550/mqxmacxhs.cgs index 32b043b..32b043b 100644 --- a/sim/testsuite/sim/frv/fr550/mqxmacxhs.cgs +++ b/sim/testsuite/frv/fr550/mqxmacxhs.cgs diff --git a/sim/testsuite/sim/frv/fr550/msubaccs.cgs b/sim/testsuite/frv/fr550/msubaccs.cgs index eeaf4a6..eeaf4a6 100644 --- a/sim/testsuite/sim/frv/fr550/msubaccs.cgs +++ b/sim/testsuite/frv/fr550/msubaccs.cgs diff --git a/sim/testsuite/sim/frv/fr550/msubhss.cgs b/sim/testsuite/frv/fr550/msubhss.cgs index 6beb676..6beb676 100644 --- a/sim/testsuite/sim/frv/fr550/msubhss.cgs +++ b/sim/testsuite/frv/fr550/msubhss.cgs diff --git a/sim/testsuite/sim/frv/fr550/msubhus.cgs b/sim/testsuite/frv/fr550/msubhus.cgs index 5a3cd26..5a3cd26 100644 --- a/sim/testsuite/sim/frv/fr550/msubhus.cgs +++ b/sim/testsuite/frv/fr550/msubhus.cgs diff --git a/sim/testsuite/sim/frv/fr550/mtrap.cgs b/sim/testsuite/frv/fr550/mtrap.cgs index 83dca7b..83dca7b 100644 --- a/sim/testsuite/sim/frv/fr550/mtrap.cgs +++ b/sim/testsuite/frv/fr550/mtrap.cgs diff --git a/sim/testsuite/sim/frv/fr550/udiv.cgs b/sim/testsuite/frv/fr550/udiv.cgs index 05cbde4..05cbde4 100644 --- a/sim/testsuite/sim/frv/fr550/udiv.cgs +++ b/sim/testsuite/frv/fr550/udiv.cgs diff --git a/sim/testsuite/sim/frv/fr550/udivi.cgs b/sim/testsuite/frv/fr550/udivi.cgs index d5ee1c4..d5ee1c4 100644 --- a/sim/testsuite/sim/frv/fr550/udivi.cgs +++ b/sim/testsuite/frv/fr550/udivi.cgs diff --git a/sim/testsuite/sim/frv/fsqrtd.cgs b/sim/testsuite/frv/fsqrtd.cgs index a428b01..a428b01 100644 --- a/sim/testsuite/sim/frv/fsqrtd.cgs +++ b/sim/testsuite/frv/fsqrtd.cgs diff --git a/sim/testsuite/sim/frv/fsqrts.cgs b/sim/testsuite/frv/fsqrts.cgs index e771c40..e771c40 100644 --- a/sim/testsuite/sim/frv/fsqrts.cgs +++ b/sim/testsuite/frv/fsqrts.cgs diff --git a/sim/testsuite/sim/frv/fstoi.cgs b/sim/testsuite/frv/fstoi.cgs index 0a90a2a..0a90a2a 100644 --- a/sim/testsuite/sim/frv/fstoi.cgs +++ b/sim/testsuite/frv/fstoi.cgs diff --git a/sim/testsuite/sim/frv/fsubd.cgs b/sim/testsuite/frv/fsubd.cgs index fed2d04..fed2d04 100644 --- a/sim/testsuite/sim/frv/fsubd.cgs +++ b/sim/testsuite/frv/fsubd.cgs diff --git a/sim/testsuite/sim/frv/fsubs.cgs b/sim/testsuite/frv/fsubs.cgs index c1143ad..c1143ad 100644 --- a/sim/testsuite/sim/frv/fsubs.cgs +++ b/sim/testsuite/frv/fsubs.cgs diff --git a/sim/testsuite/sim/frv/fteq.cgs b/sim/testsuite/frv/fteq.cgs index 020a887..020a887 100644 --- a/sim/testsuite/sim/frv/fteq.cgs +++ b/sim/testsuite/frv/fteq.cgs diff --git a/sim/testsuite/sim/frv/ftge.cgs b/sim/testsuite/frv/ftge.cgs index eab7a06..eab7a06 100644 --- a/sim/testsuite/sim/frv/ftge.cgs +++ b/sim/testsuite/frv/ftge.cgs diff --git a/sim/testsuite/sim/frv/ftgt.cgs b/sim/testsuite/frv/ftgt.cgs index 9035fbc..9035fbc 100644 --- a/sim/testsuite/sim/frv/ftgt.cgs +++ b/sim/testsuite/frv/ftgt.cgs diff --git a/sim/testsuite/sim/frv/ftieq.cgs b/sim/testsuite/frv/ftieq.cgs index a5710ad..a5710ad 100644 --- a/sim/testsuite/sim/frv/ftieq.cgs +++ b/sim/testsuite/frv/ftieq.cgs diff --git a/sim/testsuite/sim/frv/ftige.cgs b/sim/testsuite/frv/ftige.cgs index 5b58ce0..5b58ce0 100644 --- a/sim/testsuite/sim/frv/ftige.cgs +++ b/sim/testsuite/frv/ftige.cgs diff --git a/sim/testsuite/sim/frv/ftigt.cgs b/sim/testsuite/frv/ftigt.cgs index e31ead4..e31ead4 100644 --- a/sim/testsuite/sim/frv/ftigt.cgs +++ b/sim/testsuite/frv/ftigt.cgs diff --git a/sim/testsuite/sim/frv/ftile.cgs b/sim/testsuite/frv/ftile.cgs index d13eeee..d13eeee 100644 --- a/sim/testsuite/sim/frv/ftile.cgs +++ b/sim/testsuite/frv/ftile.cgs diff --git a/sim/testsuite/sim/frv/ftilg.cgs b/sim/testsuite/frv/ftilg.cgs index 26127d2..26127d2 100644 --- a/sim/testsuite/sim/frv/ftilg.cgs +++ b/sim/testsuite/frv/ftilg.cgs diff --git a/sim/testsuite/sim/frv/ftilt.cgs b/sim/testsuite/frv/ftilt.cgs index 7a74d5b..7a74d5b 100644 --- a/sim/testsuite/sim/frv/ftilt.cgs +++ b/sim/testsuite/frv/ftilt.cgs diff --git a/sim/testsuite/sim/frv/ftine.cgs b/sim/testsuite/frv/ftine.cgs index 89aa5a6..89aa5a6 100644 --- a/sim/testsuite/sim/frv/ftine.cgs +++ b/sim/testsuite/frv/ftine.cgs diff --git a/sim/testsuite/sim/frv/ftino.cgs b/sim/testsuite/frv/ftino.cgs index b08a571..b08a571 100644 --- a/sim/testsuite/sim/frv/ftino.cgs +++ b/sim/testsuite/frv/ftino.cgs diff --git a/sim/testsuite/sim/frv/ftio.cgs b/sim/testsuite/frv/ftio.cgs index 083c170..083c170 100644 --- a/sim/testsuite/sim/frv/ftio.cgs +++ b/sim/testsuite/frv/ftio.cgs diff --git a/sim/testsuite/sim/frv/ftira.cgs b/sim/testsuite/frv/ftira.cgs index 9382b2b..9382b2b 100644 --- a/sim/testsuite/sim/frv/ftira.cgs +++ b/sim/testsuite/frv/ftira.cgs diff --git a/sim/testsuite/sim/frv/ftiu.cgs b/sim/testsuite/frv/ftiu.cgs index adc40be..adc40be 100644 --- a/sim/testsuite/sim/frv/ftiu.cgs +++ b/sim/testsuite/frv/ftiu.cgs diff --git a/sim/testsuite/sim/frv/ftiue.cgs b/sim/testsuite/frv/ftiue.cgs index 3111434..3111434 100644 --- a/sim/testsuite/sim/frv/ftiue.cgs +++ b/sim/testsuite/frv/ftiue.cgs diff --git a/sim/testsuite/sim/frv/ftiug.cgs b/sim/testsuite/frv/ftiug.cgs index 9e16f89..9e16f89 100644 --- a/sim/testsuite/sim/frv/ftiug.cgs +++ b/sim/testsuite/frv/ftiug.cgs diff --git a/sim/testsuite/sim/frv/ftiuge.cgs b/sim/testsuite/frv/ftiuge.cgs index bda587e..bda587e 100644 --- a/sim/testsuite/sim/frv/ftiuge.cgs +++ b/sim/testsuite/frv/ftiuge.cgs diff --git a/sim/testsuite/sim/frv/ftiul.cgs b/sim/testsuite/frv/ftiul.cgs index ee5e2ba..ee5e2ba 100644 --- a/sim/testsuite/sim/frv/ftiul.cgs +++ b/sim/testsuite/frv/ftiul.cgs diff --git a/sim/testsuite/sim/frv/ftle.cgs b/sim/testsuite/frv/ftle.cgs index 4ffa760..4ffa760 100644 --- a/sim/testsuite/sim/frv/ftle.cgs +++ b/sim/testsuite/frv/ftle.cgs diff --git a/sim/testsuite/sim/frv/ftlg.cgs b/sim/testsuite/frv/ftlg.cgs index a72f502..a72f502 100644 --- a/sim/testsuite/sim/frv/ftlg.cgs +++ b/sim/testsuite/frv/ftlg.cgs diff --git a/sim/testsuite/sim/frv/ftlt.cgs b/sim/testsuite/frv/ftlt.cgs index c934313..c934313 100644 --- a/sim/testsuite/sim/frv/ftlt.cgs +++ b/sim/testsuite/frv/ftlt.cgs diff --git a/sim/testsuite/sim/frv/ftne.cgs b/sim/testsuite/frv/ftne.cgs index 03b9857..03b9857 100644 --- a/sim/testsuite/sim/frv/ftne.cgs +++ b/sim/testsuite/frv/ftne.cgs diff --git a/sim/testsuite/sim/frv/ftno.cgs b/sim/testsuite/frv/ftno.cgs index bada522..bada522 100644 --- a/sim/testsuite/sim/frv/ftno.cgs +++ b/sim/testsuite/frv/ftno.cgs diff --git a/sim/testsuite/sim/frv/fto.cgs b/sim/testsuite/frv/fto.cgs index 82035f4..82035f4 100644 --- a/sim/testsuite/sim/frv/fto.cgs +++ b/sim/testsuite/frv/fto.cgs diff --git a/sim/testsuite/sim/frv/ftra.cgs b/sim/testsuite/frv/ftra.cgs index 7754f69..7754f69 100644 --- a/sim/testsuite/sim/frv/ftra.cgs +++ b/sim/testsuite/frv/ftra.cgs diff --git a/sim/testsuite/sim/frv/ftu.cgs b/sim/testsuite/frv/ftu.cgs index 354423b..354423b 100644 --- a/sim/testsuite/sim/frv/ftu.cgs +++ b/sim/testsuite/frv/ftu.cgs diff --git a/sim/testsuite/sim/frv/ftue.cgs b/sim/testsuite/frv/ftue.cgs index 564bb30..564bb30 100644 --- a/sim/testsuite/sim/frv/ftue.cgs +++ b/sim/testsuite/frv/ftue.cgs diff --git a/sim/testsuite/sim/frv/ftug.cgs b/sim/testsuite/frv/ftug.cgs index cc6a405..cc6a405 100644 --- a/sim/testsuite/sim/frv/ftug.cgs +++ b/sim/testsuite/frv/ftug.cgs diff --git a/sim/testsuite/sim/frv/ftuge.cgs b/sim/testsuite/frv/ftuge.cgs index 7c04eaf..7c04eaf 100644 --- a/sim/testsuite/sim/frv/ftuge.cgs +++ b/sim/testsuite/frv/ftuge.cgs diff --git a/sim/testsuite/sim/frv/ftul.cgs b/sim/testsuite/frv/ftul.cgs index b45ebb3..b45ebb3 100644 --- a/sim/testsuite/sim/frv/ftul.cgs +++ b/sim/testsuite/frv/ftul.cgs diff --git a/sim/testsuite/sim/frv/ftule.cgs b/sim/testsuite/frv/ftule.cgs index 4a93260..4a93260 100644 --- a/sim/testsuite/sim/frv/ftule.cgs +++ b/sim/testsuite/frv/ftule.cgs diff --git a/sim/testsuite/sim/frv/grloop.ms b/sim/testsuite/frv/grloop.ms index 0060963..0060963 100644 --- a/sim/testsuite/sim/frv/grloop.ms +++ b/sim/testsuite/frv/grloop.ms diff --git a/sim/testsuite/sim/frv/hello.ms b/sim/testsuite/frv/hello.ms index 117e4a6..117e4a6 100644 --- a/sim/testsuite/sim/frv/hello.ms +++ b/sim/testsuite/frv/hello.ms diff --git a/sim/testsuite/sim/frv/icei.cgs b/sim/testsuite/frv/icei.cgs index aac925b..aac925b 100644 --- a/sim/testsuite/sim/frv/icei.cgs +++ b/sim/testsuite/frv/icei.cgs diff --git a/sim/testsuite/sim/frv/ici.cgs b/sim/testsuite/frv/ici.cgs index 8aeacae..8aeacae 100644 --- a/sim/testsuite/sim/frv/ici.cgs +++ b/sim/testsuite/frv/ici.cgs diff --git a/sim/testsuite/sim/frv/icpl.cgs b/sim/testsuite/frv/icpl.cgs index b86ba35..b86ba35 100644 --- a/sim/testsuite/sim/frv/icpl.cgs +++ b/sim/testsuite/frv/icpl.cgs diff --git a/sim/testsuite/sim/frv/icul.cgs b/sim/testsuite/frv/icul.cgs index b112f41..b112f41 100644 --- a/sim/testsuite/sim/frv/icul.cgs +++ b/sim/testsuite/frv/icul.cgs diff --git a/sim/testsuite/sim/frv/interrupts.exp b/sim/testsuite/frv/interrupts.exp index e31533e..e31533e 100644 --- a/sim/testsuite/sim/frv/interrupts.exp +++ b/sim/testsuite/frv/interrupts.exp diff --git a/sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs b/sim/testsuite/frv/interrupts/Ipipe-fr400.cgs index dad9f0e..dad9f0e 100644 --- a/sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs +++ b/sim/testsuite/frv/interrupts/Ipipe-fr400.cgs diff --git a/sim/testsuite/sim/frv/interrupts/Ipipe-fr500.cgs b/sim/testsuite/frv/interrupts/Ipipe-fr500.cgs index b4dd770..b4dd770 100644 --- a/sim/testsuite/sim/frv/interrupts/Ipipe-fr500.cgs +++ b/sim/testsuite/frv/interrupts/Ipipe-fr500.cgs diff --git a/sim/testsuite/sim/frv/interrupts/badalign-fr550.cgs b/sim/testsuite/frv/interrupts/badalign-fr550.cgs index 6c0369b..6c0369b 100644 --- a/sim/testsuite/sim/frv/interrupts/badalign-fr550.cgs +++ b/sim/testsuite/frv/interrupts/badalign-fr550.cgs diff --git a/sim/testsuite/sim/frv/interrupts/badalign.cgs b/sim/testsuite/frv/interrupts/badalign.cgs index b866021..b866021 100644 --- a/sim/testsuite/sim/frv/interrupts/badalign.cgs +++ b/sim/testsuite/frv/interrupts/badalign.cgs diff --git a/sim/testsuite/sim/frv/interrupts/compound-fr550.cgs b/sim/testsuite/frv/interrupts/compound-fr550.cgs index 7cd2278..7cd2278 100644 --- a/sim/testsuite/sim/frv/interrupts/compound-fr550.cgs +++ b/sim/testsuite/frv/interrupts/compound-fr550.cgs diff --git a/sim/testsuite/sim/frv/interrupts/compound.cgs b/sim/testsuite/frv/interrupts/compound.cgs index 2fd928e..2fd928e 100644 --- a/sim/testsuite/sim/frv/interrupts/compound.cgs +++ b/sim/testsuite/frv/interrupts/compound.cgs diff --git a/sim/testsuite/sim/frv/interrupts/data_store_error-fr550.cgs b/sim/testsuite/frv/interrupts/data_store_error-fr550.cgs index 3924adc..3924adc 100644 --- a/sim/testsuite/sim/frv/interrupts/data_store_error-fr550.cgs +++ b/sim/testsuite/frv/interrupts/data_store_error-fr550.cgs diff --git a/sim/testsuite/sim/frv/interrupts/data_store_error.cgs b/sim/testsuite/frv/interrupts/data_store_error.cgs index b967d0a..b967d0a 100644 --- a/sim/testsuite/sim/frv/interrupts/data_store_error.cgs +++ b/sim/testsuite/frv/interrupts/data_store_error.cgs diff --git a/sim/testsuite/sim/frv/interrupts/fp_exception-fr550.cgs b/sim/testsuite/frv/interrupts/fp_exception-fr550.cgs index 5d1c3f5..5d1c3f5 100644 --- a/sim/testsuite/sim/frv/interrupts/fp_exception-fr550.cgs +++ b/sim/testsuite/frv/interrupts/fp_exception-fr550.cgs diff --git a/sim/testsuite/sim/frv/interrupts/fp_exception.cgs b/sim/testsuite/frv/interrupts/fp_exception.cgs index 0109b53..0109b53 100644 --- a/sim/testsuite/sim/frv/interrupts/fp_exception.cgs +++ b/sim/testsuite/frv/interrupts/fp_exception.cgs diff --git a/sim/testsuite/sim/frv/interrupts/illinsn.cgs b/sim/testsuite/frv/interrupts/illinsn.cgs index fc44a8f..fc44a8f 100644 --- a/sim/testsuite/sim/frv/interrupts/illinsn.cgs +++ b/sim/testsuite/frv/interrupts/illinsn.cgs diff --git a/sim/testsuite/sim/frv/interrupts/insn_access_error-fr550.cgs b/sim/testsuite/frv/interrupts/insn_access_error-fr550.cgs index 6c49299..6c49299 100644 --- a/sim/testsuite/sim/frv/interrupts/insn_access_error-fr550.cgs +++ b/sim/testsuite/frv/interrupts/insn_access_error-fr550.cgs diff --git a/sim/testsuite/sim/frv/interrupts/insn_access_error.cgs b/sim/testsuite/frv/interrupts/insn_access_error.cgs index 11a9eaf..11a9eaf 100644 --- a/sim/testsuite/sim/frv/interrupts/insn_access_error.cgs +++ b/sim/testsuite/frv/interrupts/insn_access_error.cgs diff --git a/sim/testsuite/sim/frv/interrupts/mp_exception.cgs b/sim/testsuite/frv/interrupts/mp_exception.cgs index 3203acc..3203acc 100644 --- a/sim/testsuite/sim/frv/interrupts/mp_exception.cgs +++ b/sim/testsuite/frv/interrupts/mp_exception.cgs diff --git a/sim/testsuite/sim/frv/interrupts/privileged_instruction.cgs b/sim/testsuite/frv/interrupts/privileged_instruction.cgs index 9996236..9996236 100644 --- a/sim/testsuite/sim/frv/interrupts/privileged_instruction.cgs +++ b/sim/testsuite/frv/interrupts/privileged_instruction.cgs diff --git a/sim/testsuite/sim/frv/interrupts/regalign.cgs b/sim/testsuite/frv/interrupts/regalign.cgs index afa09b5..afa09b5 100644 --- a/sim/testsuite/sim/frv/interrupts/regalign.cgs +++ b/sim/testsuite/frv/interrupts/regalign.cgs diff --git a/sim/testsuite/sim/frv/interrupts/reset.cgs b/sim/testsuite/frv/interrupts/reset.cgs index ff2035c..ff2035c 100644 --- a/sim/testsuite/sim/frv/interrupts/reset.cgs +++ b/sim/testsuite/frv/interrupts/reset.cgs diff --git a/sim/testsuite/sim/frv/interrupts/shadow_regs.cgs b/sim/testsuite/frv/interrupts/shadow_regs.cgs index ee6bea4..ee6bea4 100644 --- a/sim/testsuite/sim/frv/interrupts/shadow_regs.cgs +++ b/sim/testsuite/frv/interrupts/shadow_regs.cgs diff --git a/sim/testsuite/sim/frv/interrupts/timer.cgs b/sim/testsuite/frv/interrupts/timer.cgs index e9cebc2..e9cebc2 100644 --- a/sim/testsuite/sim/frv/interrupts/timer.cgs +++ b/sim/testsuite/frv/interrupts/timer.cgs diff --git a/sim/testsuite/sim/frv/jmpil.cgs b/sim/testsuite/frv/jmpil.cgs index 1d11067..1d11067 100644 --- a/sim/testsuite/sim/frv/jmpil.cgs +++ b/sim/testsuite/frv/jmpil.cgs diff --git a/sim/testsuite/sim/frv/jmpl.cgs b/sim/testsuite/frv/jmpl.cgs index 9a58e60..9a58e60 100644 --- a/sim/testsuite/sim/frv/jmpl.cgs +++ b/sim/testsuite/frv/jmpl.cgs diff --git a/sim/testsuite/sim/frv/jmpl.pcgs b/sim/testsuite/frv/jmpl.pcgs index 2126820..2126820 100644 --- a/sim/testsuite/sim/frv/jmpl.pcgs +++ b/sim/testsuite/frv/jmpl.pcgs diff --git a/sim/testsuite/sim/frv/ld.cgs b/sim/testsuite/frv/ld.cgs index 35206c2..35206c2 100644 --- a/sim/testsuite/sim/frv/ld.cgs +++ b/sim/testsuite/frv/ld.cgs diff --git a/sim/testsuite/sim/frv/ldbf.cgs b/sim/testsuite/frv/ldbf.cgs index 52ac077..52ac077 100644 --- a/sim/testsuite/sim/frv/ldbf.cgs +++ b/sim/testsuite/frv/ldbf.cgs diff --git a/sim/testsuite/sim/frv/ldbfi.cgs b/sim/testsuite/frv/ldbfi.cgs index 7e91806..7e91806 100644 --- a/sim/testsuite/sim/frv/ldbfi.cgs +++ b/sim/testsuite/frv/ldbfi.cgs diff --git a/sim/testsuite/sim/frv/ldbfu.cgs b/sim/testsuite/frv/ldbfu.cgs index 3cbfb91..3cbfb91 100644 --- a/sim/testsuite/sim/frv/ldbfu.cgs +++ b/sim/testsuite/frv/ldbfu.cgs diff --git a/sim/testsuite/sim/frv/ldc.cgs b/sim/testsuite/frv/ldc.cgs index 4593c31..4593c31 100644 --- a/sim/testsuite/sim/frv/ldc.cgs +++ b/sim/testsuite/frv/ldc.cgs diff --git a/sim/testsuite/sim/frv/ldcu.cgs b/sim/testsuite/frv/ldcu.cgs index 69890a8..69890a8 100644 --- a/sim/testsuite/sim/frv/ldcu.cgs +++ b/sim/testsuite/frv/ldcu.cgs diff --git a/sim/testsuite/sim/frv/ldd.cgs b/sim/testsuite/frv/ldd.cgs index fa09d31..fa09d31 100644 --- a/sim/testsuite/sim/frv/ldd.cgs +++ b/sim/testsuite/frv/ldd.cgs diff --git a/sim/testsuite/sim/frv/lddc.cgs b/sim/testsuite/frv/lddc.cgs index e01a214..e01a214 100644 --- a/sim/testsuite/sim/frv/lddc.cgs +++ b/sim/testsuite/frv/lddc.cgs diff --git a/sim/testsuite/sim/frv/lddcu.cgs b/sim/testsuite/frv/lddcu.cgs index b4ed485..b4ed485 100644 --- a/sim/testsuite/sim/frv/lddcu.cgs +++ b/sim/testsuite/frv/lddcu.cgs diff --git a/sim/testsuite/sim/frv/lddf.cgs b/sim/testsuite/frv/lddf.cgs index f7bae78..f7bae78 100644 --- a/sim/testsuite/sim/frv/lddf.cgs +++ b/sim/testsuite/frv/lddf.cgs diff --git a/sim/testsuite/sim/frv/lddfi.cgs b/sim/testsuite/frv/lddfi.cgs index 1eac916..1eac916 100644 --- a/sim/testsuite/sim/frv/lddfi.cgs +++ b/sim/testsuite/frv/lddfi.cgs diff --git a/sim/testsuite/sim/frv/lddfu.cgs b/sim/testsuite/frv/lddfu.cgs index cb4c86e..cb4c86e 100644 --- a/sim/testsuite/sim/frv/lddfu.cgs +++ b/sim/testsuite/frv/lddfu.cgs diff --git a/sim/testsuite/sim/frv/lddi.cgs b/sim/testsuite/frv/lddi.cgs index 38ef2b4..38ef2b4 100644 --- a/sim/testsuite/sim/frv/lddi.cgs +++ b/sim/testsuite/frv/lddi.cgs diff --git a/sim/testsuite/sim/frv/lddu.cgs b/sim/testsuite/frv/lddu.cgs index 5b2ead1..5b2ead1 100644 --- a/sim/testsuite/sim/frv/lddu.cgs +++ b/sim/testsuite/frv/lddu.cgs diff --git a/sim/testsuite/sim/frv/ldf.cgs b/sim/testsuite/frv/ldf.cgs index 996d72c..996d72c 100644 --- a/sim/testsuite/sim/frv/ldf.cgs +++ b/sim/testsuite/frv/ldf.cgs diff --git a/sim/testsuite/sim/frv/ldfi.cgs b/sim/testsuite/frv/ldfi.cgs index e5ea94d..e5ea94d 100644 --- a/sim/testsuite/sim/frv/ldfi.cgs +++ b/sim/testsuite/frv/ldfi.cgs diff --git a/sim/testsuite/sim/frv/ldfu.cgs b/sim/testsuite/frv/ldfu.cgs index 08f67db..08f67db 100644 --- a/sim/testsuite/sim/frv/ldfu.cgs +++ b/sim/testsuite/frv/ldfu.cgs diff --git a/sim/testsuite/sim/frv/ldhf.cgs b/sim/testsuite/frv/ldhf.cgs index 8935ac7..8935ac7 100644 --- a/sim/testsuite/sim/frv/ldhf.cgs +++ b/sim/testsuite/frv/ldhf.cgs diff --git a/sim/testsuite/sim/frv/ldhfi.cgs b/sim/testsuite/frv/ldhfi.cgs index 362ec50..362ec50 100644 --- a/sim/testsuite/sim/frv/ldhfi.cgs +++ b/sim/testsuite/frv/ldhfi.cgs diff --git a/sim/testsuite/sim/frv/ldhfu.cgs b/sim/testsuite/frv/ldhfu.cgs index 0b342e1..0b342e1 100644 --- a/sim/testsuite/sim/frv/ldhfu.cgs +++ b/sim/testsuite/frv/ldhfu.cgs diff --git a/sim/testsuite/sim/frv/ldi.cgs b/sim/testsuite/frv/ldi.cgs index f36b95d..f36b95d 100644 --- a/sim/testsuite/sim/frv/ldi.cgs +++ b/sim/testsuite/frv/ldi.cgs diff --git a/sim/testsuite/sim/frv/ldq.cgs b/sim/testsuite/frv/ldq.cgs index e61f1de..e61f1de 100644 --- a/sim/testsuite/sim/frv/ldq.cgs +++ b/sim/testsuite/frv/ldq.cgs diff --git a/sim/testsuite/sim/frv/ldqc.cgs b/sim/testsuite/frv/ldqc.cgs index 64b6a6a..64b6a6a 100644 --- a/sim/testsuite/sim/frv/ldqc.cgs +++ b/sim/testsuite/frv/ldqc.cgs diff --git a/sim/testsuite/sim/frv/ldqcu.cgs b/sim/testsuite/frv/ldqcu.cgs index 18d9246..18d9246 100644 --- a/sim/testsuite/sim/frv/ldqcu.cgs +++ b/sim/testsuite/frv/ldqcu.cgs diff --git a/sim/testsuite/sim/frv/ldqf.cgs b/sim/testsuite/frv/ldqf.cgs index 66fb65c..66fb65c 100644 --- a/sim/testsuite/sim/frv/ldqf.cgs +++ b/sim/testsuite/frv/ldqf.cgs diff --git a/sim/testsuite/sim/frv/ldqfi.cgs b/sim/testsuite/frv/ldqfi.cgs index 28c3b1f..28c3b1f 100644 --- a/sim/testsuite/sim/frv/ldqfi.cgs +++ b/sim/testsuite/frv/ldqfi.cgs diff --git a/sim/testsuite/sim/frv/ldqfu.cgs b/sim/testsuite/frv/ldqfu.cgs index 7287958..7287958 100644 --- a/sim/testsuite/sim/frv/ldqfu.cgs +++ b/sim/testsuite/frv/ldqfu.cgs diff --git a/sim/testsuite/sim/frv/ldqi.cgs b/sim/testsuite/frv/ldqi.cgs index 64d66f2..64d66f2 100644 --- a/sim/testsuite/sim/frv/ldqi.cgs +++ b/sim/testsuite/frv/ldqi.cgs diff --git a/sim/testsuite/sim/frv/ldqu.cgs b/sim/testsuite/frv/ldqu.cgs index 263eae1..263eae1 100644 --- a/sim/testsuite/sim/frv/ldqu.cgs +++ b/sim/testsuite/frv/ldqu.cgs diff --git a/sim/testsuite/sim/frv/ldsb.cgs b/sim/testsuite/frv/ldsb.cgs index 4b10639..4b10639 100644 --- a/sim/testsuite/sim/frv/ldsb.cgs +++ b/sim/testsuite/frv/ldsb.cgs diff --git a/sim/testsuite/sim/frv/ldsbi.cgs b/sim/testsuite/frv/ldsbi.cgs index c90a129..c90a129 100644 --- a/sim/testsuite/sim/frv/ldsbi.cgs +++ b/sim/testsuite/frv/ldsbi.cgs diff --git a/sim/testsuite/sim/frv/ldsbu.cgs b/sim/testsuite/frv/ldsbu.cgs index 976cee8..976cee8 100644 --- a/sim/testsuite/sim/frv/ldsbu.cgs +++ b/sim/testsuite/frv/ldsbu.cgs diff --git a/sim/testsuite/sim/frv/ldsh.cgs b/sim/testsuite/frv/ldsh.cgs index c526f39..c526f39 100644 --- a/sim/testsuite/sim/frv/ldsh.cgs +++ b/sim/testsuite/frv/ldsh.cgs diff --git a/sim/testsuite/sim/frv/ldshi.cgs b/sim/testsuite/frv/ldshi.cgs index 69f99f1..69f99f1 100644 --- a/sim/testsuite/sim/frv/ldshi.cgs +++ b/sim/testsuite/frv/ldshi.cgs diff --git a/sim/testsuite/sim/frv/ldshu.cgs b/sim/testsuite/frv/ldshu.cgs index f1b8c23..f1b8c23 100644 --- a/sim/testsuite/sim/frv/ldshu.cgs +++ b/sim/testsuite/frv/ldshu.cgs diff --git a/sim/testsuite/sim/frv/ldu.cgs b/sim/testsuite/frv/ldu.cgs index b7f2e34..b7f2e34 100644 --- a/sim/testsuite/sim/frv/ldu.cgs +++ b/sim/testsuite/frv/ldu.cgs diff --git a/sim/testsuite/sim/frv/ldub.cgs b/sim/testsuite/frv/ldub.cgs index 1e19254..1e19254 100644 --- a/sim/testsuite/sim/frv/ldub.cgs +++ b/sim/testsuite/frv/ldub.cgs diff --git a/sim/testsuite/sim/frv/ldubi.cgs b/sim/testsuite/frv/ldubi.cgs index 4c40bee..4c40bee 100644 --- a/sim/testsuite/sim/frv/ldubi.cgs +++ b/sim/testsuite/frv/ldubi.cgs diff --git a/sim/testsuite/sim/frv/ldubu.cgs b/sim/testsuite/frv/ldubu.cgs index 8c99ab0..8c99ab0 100644 --- a/sim/testsuite/sim/frv/ldubu.cgs +++ b/sim/testsuite/frv/ldubu.cgs diff --git a/sim/testsuite/sim/frv/lduh.cgs b/sim/testsuite/frv/lduh.cgs index 24c3bac..24c3bac 100644 --- a/sim/testsuite/sim/frv/lduh.cgs +++ b/sim/testsuite/frv/lduh.cgs diff --git a/sim/testsuite/sim/frv/lduhi.cgs b/sim/testsuite/frv/lduhi.cgs index b9896d6..b9896d6 100644 --- a/sim/testsuite/sim/frv/lduhi.cgs +++ b/sim/testsuite/frv/lduhi.cgs diff --git a/sim/testsuite/sim/frv/lduhu.cgs b/sim/testsuite/frv/lduhu.cgs index 52faecf..52faecf 100644 --- a/sim/testsuite/sim/frv/lduhu.cgs +++ b/sim/testsuite/frv/lduhu.cgs diff --git a/sim/testsuite/sim/frv/lrbranch.pcgs b/sim/testsuite/frv/lrbranch.pcgs index 0ac1a75..0ac1a75 100644 --- a/sim/testsuite/sim/frv/lrbranch.pcgs +++ b/sim/testsuite/frv/lrbranch.pcgs diff --git a/sim/testsuite/sim/frv/mabshs.cgs b/sim/testsuite/frv/mabshs.cgs index 29b2532..29b2532 100644 --- a/sim/testsuite/sim/frv/mabshs.cgs +++ b/sim/testsuite/frv/mabshs.cgs diff --git a/sim/testsuite/sim/frv/maddhss.cgs b/sim/testsuite/frv/maddhss.cgs index 289ecc77..289ecc77 100644 --- a/sim/testsuite/sim/frv/maddhss.cgs +++ b/sim/testsuite/frv/maddhss.cgs diff --git a/sim/testsuite/sim/frv/maddhus.cgs b/sim/testsuite/frv/maddhus.cgs index fe96e69..fe96e69 100644 --- a/sim/testsuite/sim/frv/maddhus.cgs +++ b/sim/testsuite/frv/maddhus.cgs diff --git a/sim/testsuite/sim/frv/mand.cgs b/sim/testsuite/frv/mand.cgs index c6aa993..c6aa993 100644 --- a/sim/testsuite/sim/frv/mand.cgs +++ b/sim/testsuite/frv/mand.cgs diff --git a/sim/testsuite/sim/frv/maveh.cgs b/sim/testsuite/frv/maveh.cgs index d48ad72..d48ad72 100644 --- a/sim/testsuite/sim/frv/maveh.cgs +++ b/sim/testsuite/frv/maveh.cgs diff --git a/sim/testsuite/sim/frv/mbtoh.cgs b/sim/testsuite/frv/mbtoh.cgs index 52895ad..52895ad 100644 --- a/sim/testsuite/sim/frv/mbtoh.cgs +++ b/sim/testsuite/frv/mbtoh.cgs diff --git a/sim/testsuite/sim/frv/mbtohe.cgs b/sim/testsuite/frv/mbtohe.cgs index 1e978ec..1e978ec 100644 --- a/sim/testsuite/sim/frv/mbtohe.cgs +++ b/sim/testsuite/frv/mbtohe.cgs diff --git a/sim/testsuite/sim/frv/mclracc.cgs b/sim/testsuite/frv/mclracc.cgs index 7972b9a..7972b9a 100644 --- a/sim/testsuite/sim/frv/mclracc.cgs +++ b/sim/testsuite/frv/mclracc.cgs diff --git a/sim/testsuite/sim/frv/mcmpsh.cgs b/sim/testsuite/frv/mcmpsh.cgs index 50e986d..50e986d 100644 --- a/sim/testsuite/sim/frv/mcmpsh.cgs +++ b/sim/testsuite/frv/mcmpsh.cgs diff --git a/sim/testsuite/sim/frv/mcmpuh.cgs b/sim/testsuite/frv/mcmpuh.cgs index a6670b7..a6670b7 100644 --- a/sim/testsuite/sim/frv/mcmpuh.cgs +++ b/sim/testsuite/frv/mcmpuh.cgs diff --git a/sim/testsuite/sim/frv/mcop1.cgs b/sim/testsuite/frv/mcop1.cgs index 5405456..5405456 100644 --- a/sim/testsuite/sim/frv/mcop1.cgs +++ b/sim/testsuite/frv/mcop1.cgs diff --git a/sim/testsuite/sim/frv/mcop2.cgs b/sim/testsuite/frv/mcop2.cgs index f423a3e..f423a3e 100644 --- a/sim/testsuite/sim/frv/mcop2.cgs +++ b/sim/testsuite/frv/mcop2.cgs diff --git a/sim/testsuite/sim/frv/mcplhi.cgs b/sim/testsuite/frv/mcplhi.cgs index d1a52eb..d1a52eb 100644 --- a/sim/testsuite/sim/frv/mcplhi.cgs +++ b/sim/testsuite/frv/mcplhi.cgs diff --git a/sim/testsuite/sim/frv/mcpli.cgs b/sim/testsuite/frv/mcpli.cgs index b63ec67..b63ec67 100644 --- a/sim/testsuite/sim/frv/mcpli.cgs +++ b/sim/testsuite/frv/mcpli.cgs diff --git a/sim/testsuite/sim/frv/mcpxis.cgs b/sim/testsuite/frv/mcpxis.cgs index c3dad01..c3dad01 100644 --- a/sim/testsuite/sim/frv/mcpxis.cgs +++ b/sim/testsuite/frv/mcpxis.cgs diff --git a/sim/testsuite/sim/frv/mcpxiu.cgs b/sim/testsuite/frv/mcpxiu.cgs index 198f056..198f056 100644 --- a/sim/testsuite/sim/frv/mcpxiu.cgs +++ b/sim/testsuite/frv/mcpxiu.cgs diff --git a/sim/testsuite/sim/frv/mcpxrs.cgs b/sim/testsuite/frv/mcpxrs.cgs index 1d62a96..1d62a96 100644 --- a/sim/testsuite/sim/frv/mcpxrs.cgs +++ b/sim/testsuite/frv/mcpxrs.cgs diff --git a/sim/testsuite/sim/frv/mcpxru.cgs b/sim/testsuite/frv/mcpxru.cgs index 8a54392..8a54392 100644 --- a/sim/testsuite/sim/frv/mcpxru.cgs +++ b/sim/testsuite/frv/mcpxru.cgs diff --git a/sim/testsuite/sim/frv/mcut.cgs b/sim/testsuite/frv/mcut.cgs index d6211ab..d6211ab 100644 --- a/sim/testsuite/sim/frv/mcut.cgs +++ b/sim/testsuite/frv/mcut.cgs diff --git a/sim/testsuite/sim/frv/mcuti.cgs b/sim/testsuite/frv/mcuti.cgs index e2e702f..e2e702f 100644 --- a/sim/testsuite/sim/frv/mcuti.cgs +++ b/sim/testsuite/frv/mcuti.cgs diff --git a/sim/testsuite/sim/frv/mcutss.cgs b/sim/testsuite/frv/mcutss.cgs index efe3278..efe3278 100644 --- a/sim/testsuite/sim/frv/mcutss.cgs +++ b/sim/testsuite/frv/mcutss.cgs diff --git a/sim/testsuite/sim/frv/mcutssi.cgs b/sim/testsuite/frv/mcutssi.cgs index 739912f..739912f 100644 --- a/sim/testsuite/sim/frv/mcutssi.cgs +++ b/sim/testsuite/frv/mcutssi.cgs diff --git a/sim/testsuite/sim/frv/mdaddaccs.cgs b/sim/testsuite/frv/mdaddaccs.cgs index 553c4a7..553c4a7 100644 --- a/sim/testsuite/sim/frv/mdaddaccs.cgs +++ b/sim/testsuite/frv/mdaddaccs.cgs diff --git a/sim/testsuite/sim/frv/mdasaccs.cgs b/sim/testsuite/frv/mdasaccs.cgs index 0535b62..0535b62 100644 --- a/sim/testsuite/sim/frv/mdasaccs.cgs +++ b/sim/testsuite/frv/mdasaccs.cgs diff --git a/sim/testsuite/sim/frv/mdcutssi.cgs b/sim/testsuite/frv/mdcutssi.cgs index 8e5216c..8e5216c 100644 --- a/sim/testsuite/sim/frv/mdcutssi.cgs +++ b/sim/testsuite/frv/mdcutssi.cgs diff --git a/sim/testsuite/sim/frv/mdpackh.cgs b/sim/testsuite/frv/mdpackh.cgs index cbd0bc8..cbd0bc8 100644 --- a/sim/testsuite/sim/frv/mdpackh.cgs +++ b/sim/testsuite/frv/mdpackh.cgs diff --git a/sim/testsuite/sim/frv/mdrotli.cgs b/sim/testsuite/frv/mdrotli.cgs index 1d2e183..1d2e183 100644 --- a/sim/testsuite/sim/frv/mdrotli.cgs +++ b/sim/testsuite/frv/mdrotli.cgs diff --git a/sim/testsuite/sim/frv/mdsubaccs.cgs b/sim/testsuite/frv/mdsubaccs.cgs index 73d2e2d..73d2e2d 100644 --- a/sim/testsuite/sim/frv/mdsubaccs.cgs +++ b/sim/testsuite/frv/mdsubaccs.cgs diff --git a/sim/testsuite/sim/frv/mdunpackh.cgs b/sim/testsuite/frv/mdunpackh.cgs index 02870c8..02870c8 100644 --- a/sim/testsuite/sim/frv/mdunpackh.cgs +++ b/sim/testsuite/frv/mdunpackh.cgs diff --git a/sim/testsuite/sim/frv/membar.cgs b/sim/testsuite/frv/membar.cgs index aae1d1a..aae1d1a 100644 --- a/sim/testsuite/sim/frv/membar.cgs +++ b/sim/testsuite/frv/membar.cgs diff --git a/sim/testsuite/sim/frv/mexpdhd.cgs b/sim/testsuite/frv/mexpdhd.cgs index d5f95ce..d5f95ce 100644 --- a/sim/testsuite/sim/frv/mexpdhd.cgs +++ b/sim/testsuite/frv/mexpdhd.cgs diff --git a/sim/testsuite/sim/frv/mexpdhw.cgs b/sim/testsuite/frv/mexpdhw.cgs index a13b0f2..a13b0f2 100644 --- a/sim/testsuite/sim/frv/mexpdhw.cgs +++ b/sim/testsuite/frv/mexpdhw.cgs diff --git a/sim/testsuite/sim/frv/mhdseth.cgs b/sim/testsuite/frv/mhdseth.cgs index 7c09b2d..7c09b2d 100644 --- a/sim/testsuite/sim/frv/mhdseth.cgs +++ b/sim/testsuite/frv/mhdseth.cgs diff --git a/sim/testsuite/sim/frv/mhdsets.cgs b/sim/testsuite/frv/mhdsets.cgs index 1f26814..1f26814 100644 --- a/sim/testsuite/sim/frv/mhdsets.cgs +++ b/sim/testsuite/frv/mhdsets.cgs diff --git a/sim/testsuite/sim/frv/mhsethih.cgs b/sim/testsuite/frv/mhsethih.cgs index f05eb77..f05eb77 100644 --- a/sim/testsuite/sim/frv/mhsethih.cgs +++ b/sim/testsuite/frv/mhsethih.cgs diff --git a/sim/testsuite/sim/frv/mhsethis.cgs b/sim/testsuite/frv/mhsethis.cgs index cf89336..cf89336 100644 --- a/sim/testsuite/sim/frv/mhsethis.cgs +++ b/sim/testsuite/frv/mhsethis.cgs diff --git a/sim/testsuite/sim/frv/mhsetloh.cgs b/sim/testsuite/frv/mhsetloh.cgs index 930628d..930628d 100644 --- a/sim/testsuite/sim/frv/mhsetloh.cgs +++ b/sim/testsuite/frv/mhsetloh.cgs diff --git a/sim/testsuite/sim/frv/mhsetlos.cgs b/sim/testsuite/frv/mhsetlos.cgs index fb404a2..fb404a2 100644 --- a/sim/testsuite/sim/frv/mhsetlos.cgs +++ b/sim/testsuite/frv/mhsetlos.cgs diff --git a/sim/testsuite/sim/frv/mhtob.cgs b/sim/testsuite/frv/mhtob.cgs index efd83d7..efd83d7 100644 --- a/sim/testsuite/sim/frv/mhtob.cgs +++ b/sim/testsuite/frv/mhtob.cgs diff --git a/sim/testsuite/sim/frv/misc.exp b/sim/testsuite/frv/misc.exp index 4245a81..4245a81 100644 --- a/sim/testsuite/sim/frv/misc.exp +++ b/sim/testsuite/frv/misc.exp diff --git a/sim/testsuite/sim/frv/mmachs.cgs b/sim/testsuite/frv/mmachs.cgs index 0292161..0292161 100644 --- a/sim/testsuite/sim/frv/mmachs.cgs +++ b/sim/testsuite/frv/mmachs.cgs diff --git a/sim/testsuite/sim/frv/mmachu.cgs b/sim/testsuite/frv/mmachu.cgs index aad07c7..aad07c7 100644 --- a/sim/testsuite/sim/frv/mmachu.cgs +++ b/sim/testsuite/frv/mmachu.cgs diff --git a/sim/testsuite/sim/frv/mmrdhs.cgs b/sim/testsuite/frv/mmrdhs.cgs index 6295bc1..6295bc1 100644 --- a/sim/testsuite/sim/frv/mmrdhs.cgs +++ b/sim/testsuite/frv/mmrdhs.cgs diff --git a/sim/testsuite/sim/frv/mmrdhu.cgs b/sim/testsuite/frv/mmrdhu.cgs index b1c0243..b1c0243 100644 --- a/sim/testsuite/sim/frv/mmrdhu.cgs +++ b/sim/testsuite/frv/mmrdhu.cgs diff --git a/sim/testsuite/sim/frv/mmulhs.cgs b/sim/testsuite/frv/mmulhs.cgs index 2104500..2104500 100644 --- a/sim/testsuite/sim/frv/mmulhs.cgs +++ b/sim/testsuite/frv/mmulhs.cgs diff --git a/sim/testsuite/sim/frv/mmulhu.cgs b/sim/testsuite/frv/mmulhu.cgs index 53e9b70..53e9b70 100644 --- a/sim/testsuite/sim/frv/mmulhu.cgs +++ b/sim/testsuite/frv/mmulhu.cgs diff --git a/sim/testsuite/sim/frv/mmulxhs.cgs b/sim/testsuite/frv/mmulxhs.cgs index 449becf..449becf 100644 --- a/sim/testsuite/sim/frv/mmulxhs.cgs +++ b/sim/testsuite/frv/mmulxhs.cgs diff --git a/sim/testsuite/sim/frv/mmulxhu.cgs b/sim/testsuite/frv/mmulxhu.cgs index 866b64e..866b64e 100644 --- a/sim/testsuite/sim/frv/mmulxhu.cgs +++ b/sim/testsuite/frv/mmulxhu.cgs diff --git a/sim/testsuite/sim/frv/mnop.cgs b/sim/testsuite/frv/mnop.cgs index 54dda66..54dda66 100644 --- a/sim/testsuite/sim/frv/mnop.cgs +++ b/sim/testsuite/frv/mnop.cgs diff --git a/sim/testsuite/sim/frv/mnot.cgs b/sim/testsuite/frv/mnot.cgs index 3a90781..3a90781 100644 --- a/sim/testsuite/sim/frv/mnot.cgs +++ b/sim/testsuite/frv/mnot.cgs diff --git a/sim/testsuite/sim/frv/mor.cgs b/sim/testsuite/frv/mor.cgs index 72feaff..72feaff 100644 --- a/sim/testsuite/sim/frv/mor.cgs +++ b/sim/testsuite/frv/mor.cgs diff --git a/sim/testsuite/sim/frv/mov.cgs b/sim/testsuite/frv/mov.cgs index 8a077eb..8a077eb 100644 --- a/sim/testsuite/sim/frv/mov.cgs +++ b/sim/testsuite/frv/mov.cgs diff --git a/sim/testsuite/sim/frv/movfg.cgs b/sim/testsuite/frv/movfg.cgs index c3da00e..c3da00e 100644 --- a/sim/testsuite/sim/frv/movfg.cgs +++ b/sim/testsuite/frv/movfg.cgs diff --git a/sim/testsuite/sim/frv/movfgd.cgs b/sim/testsuite/frv/movfgd.cgs index cc2d60d..cc2d60d 100644 --- a/sim/testsuite/sim/frv/movfgd.cgs +++ b/sim/testsuite/frv/movfgd.cgs diff --git a/sim/testsuite/sim/frv/movfgq.cgs b/sim/testsuite/frv/movfgq.cgs index b3a90e8..b3a90e8 100644 --- a/sim/testsuite/sim/frv/movfgq.cgs +++ b/sim/testsuite/frv/movfgq.cgs diff --git a/sim/testsuite/sim/frv/movgf.cgs b/sim/testsuite/frv/movgf.cgs index 40fae33..40fae33 100644 --- a/sim/testsuite/sim/frv/movgf.cgs +++ b/sim/testsuite/frv/movgf.cgs diff --git a/sim/testsuite/sim/frv/movgfd.cgs b/sim/testsuite/frv/movgfd.cgs index df844cc..df844cc 100644 --- a/sim/testsuite/sim/frv/movgfd.cgs +++ b/sim/testsuite/frv/movgfd.cgs diff --git a/sim/testsuite/sim/frv/movgfq.cgs b/sim/testsuite/frv/movgfq.cgs index 0196133..0196133 100644 --- a/sim/testsuite/sim/frv/movgfq.cgs +++ b/sim/testsuite/frv/movgfq.cgs diff --git a/sim/testsuite/sim/frv/movgs.cgs b/sim/testsuite/frv/movgs.cgs index f9d2f54..f9d2f54 100644 --- a/sim/testsuite/sim/frv/movgs.cgs +++ b/sim/testsuite/frv/movgs.cgs diff --git a/sim/testsuite/sim/frv/movsg.cgs b/sim/testsuite/frv/movsg.cgs index b26dbc1..b26dbc1 100644 --- a/sim/testsuite/sim/frv/movsg.cgs +++ b/sim/testsuite/frv/movsg.cgs diff --git a/sim/testsuite/sim/frv/mpackh.cgs b/sim/testsuite/frv/mpackh.cgs index 5a87cc6..5a87cc6 100644 --- a/sim/testsuite/sim/frv/mpackh.cgs +++ b/sim/testsuite/frv/mpackh.cgs diff --git a/sim/testsuite/sim/frv/mqcpxis.cgs b/sim/testsuite/frv/mqcpxis.cgs index 397f533..397f533 100644 --- a/sim/testsuite/sim/frv/mqcpxis.cgs +++ b/sim/testsuite/frv/mqcpxis.cgs diff --git a/sim/testsuite/sim/frv/mqcpxiu.cgs b/sim/testsuite/frv/mqcpxiu.cgs index 22d48f6..22d48f6 100644 --- a/sim/testsuite/sim/frv/mqcpxiu.cgs +++ b/sim/testsuite/frv/mqcpxiu.cgs diff --git a/sim/testsuite/sim/frv/mqcpxrs.cgs b/sim/testsuite/frv/mqcpxrs.cgs index d1d1f48..d1d1f48 100644 --- a/sim/testsuite/sim/frv/mqcpxrs.cgs +++ b/sim/testsuite/frv/mqcpxrs.cgs diff --git a/sim/testsuite/sim/frv/mqcpxru.cgs b/sim/testsuite/frv/mqcpxru.cgs index 45e1b35..45e1b35 100644 --- a/sim/testsuite/sim/frv/mqcpxru.cgs +++ b/sim/testsuite/frv/mqcpxru.cgs diff --git a/sim/testsuite/sim/frv/mqlclrhs.cgs b/sim/testsuite/frv/mqlclrhs.cgs index 5e090b0..5e090b0 100644 --- a/sim/testsuite/sim/frv/mqlclrhs.cgs +++ b/sim/testsuite/frv/mqlclrhs.cgs diff --git a/sim/testsuite/sim/frv/mqlmths.cgs b/sim/testsuite/frv/mqlmths.cgs index d416d65..d416d65 100644 --- a/sim/testsuite/sim/frv/mqlmths.cgs +++ b/sim/testsuite/frv/mqlmths.cgs diff --git a/sim/testsuite/sim/frv/mqmachs.cgs b/sim/testsuite/frv/mqmachs.cgs index 5608c64..5608c64 100644 --- a/sim/testsuite/sim/frv/mqmachs.cgs +++ b/sim/testsuite/frv/mqmachs.cgs diff --git a/sim/testsuite/sim/frv/mqmachu.cgs b/sim/testsuite/frv/mqmachu.cgs index e16be68..e16be68 100644 --- a/sim/testsuite/sim/frv/mqmachu.cgs +++ b/sim/testsuite/frv/mqmachu.cgs diff --git a/sim/testsuite/sim/frv/mqmacxhs.cgs b/sim/testsuite/frv/mqmacxhs.cgs index 0be1151..0be1151 100644 --- a/sim/testsuite/sim/frv/mqmacxhs.cgs +++ b/sim/testsuite/frv/mqmacxhs.cgs diff --git a/sim/testsuite/sim/frv/mqmulhs.cgs b/sim/testsuite/frv/mqmulhs.cgs index 0a10c29..0a10c29 100644 --- a/sim/testsuite/sim/frv/mqmulhs.cgs +++ b/sim/testsuite/frv/mqmulhs.cgs diff --git a/sim/testsuite/sim/frv/mqmulhu.cgs b/sim/testsuite/frv/mqmulhu.cgs index e94c09ae9..e94c09ae9 100644 --- a/sim/testsuite/sim/frv/mqmulhu.cgs +++ b/sim/testsuite/frv/mqmulhu.cgs diff --git a/sim/testsuite/sim/frv/mqmulxhs.cgs b/sim/testsuite/frv/mqmulxhs.cgs index 7686bc1..7686bc1 100644 --- a/sim/testsuite/sim/frv/mqmulxhs.cgs +++ b/sim/testsuite/frv/mqmulxhs.cgs diff --git a/sim/testsuite/sim/frv/mqmulxhu.cgs b/sim/testsuite/frv/mqmulxhu.cgs index b60e421..b60e421 100644 --- a/sim/testsuite/sim/frv/mqmulxhu.cgs +++ b/sim/testsuite/frv/mqmulxhu.cgs diff --git a/sim/testsuite/sim/frv/mqsaths.cgs b/sim/testsuite/frv/mqsaths.cgs index 61ff112..61ff112 100644 --- a/sim/testsuite/sim/frv/mqsaths.cgs +++ b/sim/testsuite/frv/mqsaths.cgs diff --git a/sim/testsuite/sim/frv/mqsllhi.cgs b/sim/testsuite/frv/mqsllhi.cgs index 21379f2..21379f2 100644 --- a/sim/testsuite/sim/frv/mqsllhi.cgs +++ b/sim/testsuite/frv/mqsllhi.cgs diff --git a/sim/testsuite/sim/frv/mqsrahi.cgs b/sim/testsuite/frv/mqsrahi.cgs index 1d30179..1d30179 100644 --- a/sim/testsuite/sim/frv/mqsrahi.cgs +++ b/sim/testsuite/frv/mqsrahi.cgs diff --git a/sim/testsuite/sim/frv/mqxmachs.cgs b/sim/testsuite/frv/mqxmachs.cgs index 6791ed3..6791ed3 100644 --- a/sim/testsuite/sim/frv/mqxmachs.cgs +++ b/sim/testsuite/frv/mqxmachs.cgs diff --git a/sim/testsuite/sim/frv/mqxmacxhs.cgs b/sim/testsuite/frv/mqxmacxhs.cgs index c644eed..c644eed 100644 --- a/sim/testsuite/sim/frv/mqxmacxhs.cgs +++ b/sim/testsuite/frv/mqxmacxhs.cgs diff --git a/sim/testsuite/sim/frv/mrdacc.cgs b/sim/testsuite/frv/mrdacc.cgs index 2178036..2178036 100644 --- a/sim/testsuite/sim/frv/mrdacc.cgs +++ b/sim/testsuite/frv/mrdacc.cgs diff --git a/sim/testsuite/sim/frv/mrdaccg.cgs b/sim/testsuite/frv/mrdaccg.cgs index 96e9406..96e9406 100644 --- a/sim/testsuite/sim/frv/mrdaccg.cgs +++ b/sim/testsuite/frv/mrdaccg.cgs diff --git a/sim/testsuite/sim/frv/mrotli.cgs b/sim/testsuite/frv/mrotli.cgs index 02220ee..02220ee 100644 --- a/sim/testsuite/sim/frv/mrotli.cgs +++ b/sim/testsuite/frv/mrotli.cgs diff --git a/sim/testsuite/sim/frv/mrotri.cgs b/sim/testsuite/frv/mrotri.cgs index 17a5c74..17a5c74 100644 --- a/sim/testsuite/sim/frv/mrotri.cgs +++ b/sim/testsuite/frv/mrotri.cgs diff --git a/sim/testsuite/sim/frv/msaths.cgs b/sim/testsuite/frv/msaths.cgs index 513d5d3..513d5d3 100644 --- a/sim/testsuite/sim/frv/msaths.cgs +++ b/sim/testsuite/frv/msaths.cgs diff --git a/sim/testsuite/sim/frv/msathu.cgs b/sim/testsuite/frv/msathu.cgs index 4f376b2..4f376b2 100644 --- a/sim/testsuite/sim/frv/msathu.cgs +++ b/sim/testsuite/frv/msathu.cgs diff --git a/sim/testsuite/sim/frv/msllhi.cgs b/sim/testsuite/frv/msllhi.cgs index 4340b9f..4340b9f 100644 --- a/sim/testsuite/sim/frv/msllhi.cgs +++ b/sim/testsuite/frv/msllhi.cgs diff --git a/sim/testsuite/sim/frv/msrahi.cgs b/sim/testsuite/frv/msrahi.cgs index 182f84e..182f84e 100644 --- a/sim/testsuite/sim/frv/msrahi.cgs +++ b/sim/testsuite/frv/msrahi.cgs diff --git a/sim/testsuite/sim/frv/msrlhi.cgs b/sim/testsuite/frv/msrlhi.cgs index c9971a9..c9971a9 100644 --- a/sim/testsuite/sim/frv/msrlhi.cgs +++ b/sim/testsuite/frv/msrlhi.cgs diff --git a/sim/testsuite/sim/frv/msubhss.cgs b/sim/testsuite/frv/msubhss.cgs index 1ba3343..1ba3343 100644 --- a/sim/testsuite/sim/frv/msubhss.cgs +++ b/sim/testsuite/frv/msubhss.cgs diff --git a/sim/testsuite/sim/frv/msubhus.cgs b/sim/testsuite/frv/msubhus.cgs index 1a002da..1a002da 100644 --- a/sim/testsuite/sim/frv/msubhus.cgs +++ b/sim/testsuite/frv/msubhus.cgs diff --git a/sim/testsuite/sim/frv/mtrap.cgs b/sim/testsuite/frv/mtrap.cgs index 65b947a..65b947a 100644 --- a/sim/testsuite/sim/frv/mtrap.cgs +++ b/sim/testsuite/frv/mtrap.cgs diff --git a/sim/testsuite/sim/frv/munpackh.cgs b/sim/testsuite/frv/munpackh.cgs index 45b2bd8..45b2bd8 100644 --- a/sim/testsuite/sim/frv/munpackh.cgs +++ b/sim/testsuite/frv/munpackh.cgs diff --git a/sim/testsuite/sim/frv/mwcut.cgs b/sim/testsuite/frv/mwcut.cgs index 0e31b8f..0e31b8f 100644 --- a/sim/testsuite/sim/frv/mwcut.cgs +++ b/sim/testsuite/frv/mwcut.cgs diff --git a/sim/testsuite/sim/frv/mwcuti.cgs b/sim/testsuite/frv/mwcuti.cgs index 338eab8..338eab8 100644 --- a/sim/testsuite/sim/frv/mwcuti.cgs +++ b/sim/testsuite/frv/mwcuti.cgs diff --git a/sim/testsuite/sim/frv/mwtacc.cgs b/sim/testsuite/frv/mwtacc.cgs index 20b4d31..20b4d31 100644 --- a/sim/testsuite/sim/frv/mwtacc.cgs +++ b/sim/testsuite/frv/mwtacc.cgs diff --git a/sim/testsuite/sim/frv/mwtaccg.cgs b/sim/testsuite/frv/mwtaccg.cgs index 6e26bab..6e26bab 100644 --- a/sim/testsuite/sim/frv/mwtaccg.cgs +++ b/sim/testsuite/frv/mwtaccg.cgs diff --git a/sim/testsuite/sim/frv/mxor.cgs b/sim/testsuite/frv/mxor.cgs index 6d1cce1..6d1cce1 100644 --- a/sim/testsuite/sim/frv/mxor.cgs +++ b/sim/testsuite/frv/mxor.cgs diff --git a/sim/testsuite/sim/frv/nandcr.cgs b/sim/testsuite/frv/nandcr.cgs index 8d3298f..8d3298f 100644 --- a/sim/testsuite/sim/frv/nandcr.cgs +++ b/sim/testsuite/frv/nandcr.cgs diff --git a/sim/testsuite/sim/frv/nandncr.cgs b/sim/testsuite/frv/nandncr.cgs index c761c56..c761c56 100644 --- a/sim/testsuite/sim/frv/nandncr.cgs +++ b/sim/testsuite/frv/nandncr.cgs diff --git a/sim/testsuite/sim/frv/nfadds.cgs b/sim/testsuite/frv/nfadds.cgs index bdfa1dc..bdfa1dc 100644 --- a/sim/testsuite/sim/frv/nfadds.cgs +++ b/sim/testsuite/frv/nfadds.cgs diff --git a/sim/testsuite/sim/frv/nfdadds.cgs b/sim/testsuite/frv/nfdadds.cgs index 0be25e7..0be25e7 100644 --- a/sim/testsuite/sim/frv/nfdadds.cgs +++ b/sim/testsuite/frv/nfdadds.cgs diff --git a/sim/testsuite/sim/frv/nfdcmps.cgs b/sim/testsuite/frv/nfdcmps.cgs index 977805a..977805a 100644 --- a/sim/testsuite/sim/frv/nfdcmps.cgs +++ b/sim/testsuite/frv/nfdcmps.cgs diff --git a/sim/testsuite/sim/frv/nfddivs.cgs b/sim/testsuite/frv/nfddivs.cgs index 0b16447..0b16447 100644 --- a/sim/testsuite/sim/frv/nfddivs.cgs +++ b/sim/testsuite/frv/nfddivs.cgs diff --git a/sim/testsuite/sim/frv/nfditos.cgs b/sim/testsuite/frv/nfditos.cgs index 1200944..1200944 100644 --- a/sim/testsuite/sim/frv/nfditos.cgs +++ b/sim/testsuite/frv/nfditos.cgs diff --git a/sim/testsuite/sim/frv/nfdivs.cgs b/sim/testsuite/frv/nfdivs.cgs index 73e58b8..73e58b8 100644 --- a/sim/testsuite/sim/frv/nfdivs.cgs +++ b/sim/testsuite/frv/nfdivs.cgs diff --git a/sim/testsuite/sim/frv/nfdmadds.cgs b/sim/testsuite/frv/nfdmadds.cgs index 1af110c..1af110c 100644 --- a/sim/testsuite/sim/frv/nfdmadds.cgs +++ b/sim/testsuite/frv/nfdmadds.cgs diff --git a/sim/testsuite/sim/frv/nfdmas.cgs b/sim/testsuite/frv/nfdmas.cgs index 07f76aa..07f76aa 100644 --- a/sim/testsuite/sim/frv/nfdmas.cgs +++ b/sim/testsuite/frv/nfdmas.cgs diff --git a/sim/testsuite/sim/frv/nfdmss.cgs b/sim/testsuite/frv/nfdmss.cgs index 3633d70..3633d70 100644 --- a/sim/testsuite/sim/frv/nfdmss.cgs +++ b/sim/testsuite/frv/nfdmss.cgs diff --git a/sim/testsuite/sim/frv/nfdmulcs.cgs b/sim/testsuite/frv/nfdmulcs.cgs index 227ff29..227ff29 100644 --- a/sim/testsuite/sim/frv/nfdmulcs.cgs +++ b/sim/testsuite/frv/nfdmulcs.cgs diff --git a/sim/testsuite/sim/frv/nfdmuls.cgs b/sim/testsuite/frv/nfdmuls.cgs index efe1580..efe1580 100644 --- a/sim/testsuite/sim/frv/nfdmuls.cgs +++ b/sim/testsuite/frv/nfdmuls.cgs diff --git a/sim/testsuite/sim/frv/nfdsads.cgs b/sim/testsuite/frv/nfdsads.cgs index 6c06f16..6c06f16 100644 --- a/sim/testsuite/sim/frv/nfdsads.cgs +++ b/sim/testsuite/frv/nfdsads.cgs diff --git a/sim/testsuite/sim/frv/nfdsqrts.cgs b/sim/testsuite/frv/nfdsqrts.cgs index 1a906bb..1a906bb 100644 --- a/sim/testsuite/sim/frv/nfdsqrts.cgs +++ b/sim/testsuite/frv/nfdsqrts.cgs diff --git a/sim/testsuite/sim/frv/nfdstoi.cgs b/sim/testsuite/frv/nfdstoi.cgs index 56dc941..56dc941 100644 --- a/sim/testsuite/sim/frv/nfdstoi.cgs +++ b/sim/testsuite/frv/nfdstoi.cgs diff --git a/sim/testsuite/sim/frv/nfdsubs.cgs b/sim/testsuite/frv/nfdsubs.cgs index c981aab..c981aab 100644 --- a/sim/testsuite/sim/frv/nfdsubs.cgs +++ b/sim/testsuite/frv/nfdsubs.cgs diff --git a/sim/testsuite/sim/frv/nfitos.cgs b/sim/testsuite/frv/nfitos.cgs index 539f7b2..539f7b2 100644 --- a/sim/testsuite/sim/frv/nfitos.cgs +++ b/sim/testsuite/frv/nfitos.cgs diff --git a/sim/testsuite/sim/frv/nfmadds.cgs b/sim/testsuite/frv/nfmadds.cgs index 2113cd2..2113cd2 100644 --- a/sim/testsuite/sim/frv/nfmadds.cgs +++ b/sim/testsuite/frv/nfmadds.cgs diff --git a/sim/testsuite/sim/frv/nfmas.cgs b/sim/testsuite/frv/nfmas.cgs index b688dbd..b688dbd 100644 --- a/sim/testsuite/sim/frv/nfmas.cgs +++ b/sim/testsuite/frv/nfmas.cgs diff --git a/sim/testsuite/sim/frv/nfmss.cgs b/sim/testsuite/frv/nfmss.cgs index bc7c8ef..bc7c8ef 100644 --- a/sim/testsuite/sim/frv/nfmss.cgs +++ b/sim/testsuite/frv/nfmss.cgs diff --git a/sim/testsuite/sim/frv/nfmsubs.cgs b/sim/testsuite/frv/nfmsubs.cgs index 1ae87e3..1ae87e3 100644 --- a/sim/testsuite/sim/frv/nfmsubs.cgs +++ b/sim/testsuite/frv/nfmsubs.cgs diff --git a/sim/testsuite/sim/frv/nfmuls.cgs b/sim/testsuite/frv/nfmuls.cgs index e4b0d2e..e4b0d2e 100644 --- a/sim/testsuite/sim/frv/nfmuls.cgs +++ b/sim/testsuite/frv/nfmuls.cgs diff --git a/sim/testsuite/sim/frv/nfsqrts.cgs b/sim/testsuite/frv/nfsqrts.cgs index 8ada77a..8ada77a 100644 --- a/sim/testsuite/sim/frv/nfsqrts.cgs +++ b/sim/testsuite/frv/nfsqrts.cgs diff --git a/sim/testsuite/sim/frv/nfstoi.cgs b/sim/testsuite/frv/nfstoi.cgs index 2968128..2968128 100644 --- a/sim/testsuite/sim/frv/nfstoi.cgs +++ b/sim/testsuite/frv/nfstoi.cgs diff --git a/sim/testsuite/sim/frv/nfsubs.cgs b/sim/testsuite/frv/nfsubs.cgs index 3da08b9..3da08b9 100644 --- a/sim/testsuite/sim/frv/nfsubs.cgs +++ b/sim/testsuite/frv/nfsubs.cgs diff --git a/sim/testsuite/sim/frv/nld.cgs b/sim/testsuite/frv/nld.cgs index 297468b..297468b 100644 --- a/sim/testsuite/sim/frv/nld.cgs +++ b/sim/testsuite/frv/nld.cgs diff --git a/sim/testsuite/sim/frv/nldbf.cgs b/sim/testsuite/frv/nldbf.cgs index 1a5c25b..1a5c25b 100644 --- a/sim/testsuite/sim/frv/nldbf.cgs +++ b/sim/testsuite/frv/nldbf.cgs diff --git a/sim/testsuite/sim/frv/nldbfi.cgs b/sim/testsuite/frv/nldbfi.cgs index aa90bc9..aa90bc9 100644 --- a/sim/testsuite/sim/frv/nldbfi.cgs +++ b/sim/testsuite/frv/nldbfi.cgs diff --git a/sim/testsuite/sim/frv/nldbfu.cgs b/sim/testsuite/frv/nldbfu.cgs index 174042b..174042b 100644 --- a/sim/testsuite/sim/frv/nldbfu.cgs +++ b/sim/testsuite/frv/nldbfu.cgs diff --git a/sim/testsuite/sim/frv/nldd.cgs b/sim/testsuite/frv/nldd.cgs index 1f45761..1f45761 100644 --- a/sim/testsuite/sim/frv/nldd.cgs +++ b/sim/testsuite/frv/nldd.cgs diff --git a/sim/testsuite/sim/frv/nlddf.cgs b/sim/testsuite/frv/nlddf.cgs index d30b6dd..d30b6dd 100644 --- a/sim/testsuite/sim/frv/nlddf.cgs +++ b/sim/testsuite/frv/nlddf.cgs diff --git a/sim/testsuite/sim/frv/nlddfi.cgs b/sim/testsuite/frv/nlddfi.cgs index b58ad6f..b58ad6f 100644 --- a/sim/testsuite/sim/frv/nlddfi.cgs +++ b/sim/testsuite/frv/nlddfi.cgs diff --git a/sim/testsuite/sim/frv/nlddfu.cgs b/sim/testsuite/frv/nlddfu.cgs index d45c995..d45c995 100644 --- a/sim/testsuite/sim/frv/nlddfu.cgs +++ b/sim/testsuite/frv/nlddfu.cgs diff --git a/sim/testsuite/sim/frv/nlddi.cgs b/sim/testsuite/frv/nlddi.cgs index 04d2487..04d2487 100644 --- a/sim/testsuite/sim/frv/nlddi.cgs +++ b/sim/testsuite/frv/nlddi.cgs diff --git a/sim/testsuite/sim/frv/nlddu.cgs b/sim/testsuite/frv/nlddu.cgs index 44565c8..44565c8 100644 --- a/sim/testsuite/sim/frv/nlddu.cgs +++ b/sim/testsuite/frv/nlddu.cgs diff --git a/sim/testsuite/sim/frv/nldf.cgs b/sim/testsuite/frv/nldf.cgs index 6aabc67..6aabc67 100644 --- a/sim/testsuite/sim/frv/nldf.cgs +++ b/sim/testsuite/frv/nldf.cgs diff --git a/sim/testsuite/sim/frv/nldfi.cgs b/sim/testsuite/frv/nldfi.cgs index 20f62df..20f62df 100644 --- a/sim/testsuite/sim/frv/nldfi.cgs +++ b/sim/testsuite/frv/nldfi.cgs diff --git a/sim/testsuite/sim/frv/nldfu.cgs b/sim/testsuite/frv/nldfu.cgs index 8e95016..8e95016 100644 --- a/sim/testsuite/sim/frv/nldfu.cgs +++ b/sim/testsuite/frv/nldfu.cgs diff --git a/sim/testsuite/sim/frv/nldhf.cgs b/sim/testsuite/frv/nldhf.cgs index b90d8f9..b90d8f9 100644 --- a/sim/testsuite/sim/frv/nldhf.cgs +++ b/sim/testsuite/frv/nldhf.cgs diff --git a/sim/testsuite/sim/frv/nldhfi.cgs b/sim/testsuite/frv/nldhfi.cgs index bcd52ed..bcd52ed 100644 --- a/sim/testsuite/sim/frv/nldhfi.cgs +++ b/sim/testsuite/frv/nldhfi.cgs diff --git a/sim/testsuite/sim/frv/nldhfu.cgs b/sim/testsuite/frv/nldhfu.cgs index 97d1dd9..97d1dd9 100644 --- a/sim/testsuite/sim/frv/nldhfu.cgs +++ b/sim/testsuite/frv/nldhfu.cgs diff --git a/sim/testsuite/sim/frv/nldi.cgs b/sim/testsuite/frv/nldi.cgs index c70f0cb..c70f0cb 100644 --- a/sim/testsuite/sim/frv/nldi.cgs +++ b/sim/testsuite/frv/nldi.cgs diff --git a/sim/testsuite/sim/frv/nldq.cgs b/sim/testsuite/frv/nldq.cgs index 0338e19..0338e19 100644 --- a/sim/testsuite/sim/frv/nldq.cgs +++ b/sim/testsuite/frv/nldq.cgs diff --git a/sim/testsuite/sim/frv/nldqf.cgs b/sim/testsuite/frv/nldqf.cgs index 8e268ac..8e268ac 100644 --- a/sim/testsuite/sim/frv/nldqf.cgs +++ b/sim/testsuite/frv/nldqf.cgs diff --git a/sim/testsuite/sim/frv/nldqfi.cgs b/sim/testsuite/frv/nldqfi.cgs index ff05fae..ff05fae 100644 --- a/sim/testsuite/sim/frv/nldqfi.cgs +++ b/sim/testsuite/frv/nldqfi.cgs diff --git a/sim/testsuite/sim/frv/nldqfu.cgs b/sim/testsuite/frv/nldqfu.cgs index ffe2990..ffe2990 100644 --- a/sim/testsuite/sim/frv/nldqfu.cgs +++ b/sim/testsuite/frv/nldqfu.cgs diff --git a/sim/testsuite/sim/frv/nldqu.cgs b/sim/testsuite/frv/nldqu.cgs index a7e8b30..a7e8b30 100644 --- a/sim/testsuite/sim/frv/nldqu.cgs +++ b/sim/testsuite/frv/nldqu.cgs diff --git a/sim/testsuite/sim/frv/nldsb.cgs b/sim/testsuite/frv/nldsb.cgs index 1db547c..1db547c 100644 --- a/sim/testsuite/sim/frv/nldsb.cgs +++ b/sim/testsuite/frv/nldsb.cgs diff --git a/sim/testsuite/sim/frv/nldsbi.cgs b/sim/testsuite/frv/nldsbi.cgs index 4b9dcba..4b9dcba 100644 --- a/sim/testsuite/sim/frv/nldsbi.cgs +++ b/sim/testsuite/frv/nldsbi.cgs diff --git a/sim/testsuite/sim/frv/nldsbu.cgs b/sim/testsuite/frv/nldsbu.cgs index e60ffc0..e60ffc0 100644 --- a/sim/testsuite/sim/frv/nldsbu.cgs +++ b/sim/testsuite/frv/nldsbu.cgs diff --git a/sim/testsuite/sim/frv/nldsh.cgs b/sim/testsuite/frv/nldsh.cgs index afc00c4..afc00c4 100644 --- a/sim/testsuite/sim/frv/nldsh.cgs +++ b/sim/testsuite/frv/nldsh.cgs diff --git a/sim/testsuite/sim/frv/nldshi.cgs b/sim/testsuite/frv/nldshi.cgs index 60de156..60de156 100644 --- a/sim/testsuite/sim/frv/nldshi.cgs +++ b/sim/testsuite/frv/nldshi.cgs diff --git a/sim/testsuite/sim/frv/nldshu.cgs b/sim/testsuite/frv/nldshu.cgs index 775b760..775b760 100644 --- a/sim/testsuite/sim/frv/nldshu.cgs +++ b/sim/testsuite/frv/nldshu.cgs diff --git a/sim/testsuite/sim/frv/nldu.cgs b/sim/testsuite/frv/nldu.cgs index 0d1735e..0d1735e 100644 --- a/sim/testsuite/sim/frv/nldu.cgs +++ b/sim/testsuite/frv/nldu.cgs diff --git a/sim/testsuite/sim/frv/nldub.cgs b/sim/testsuite/frv/nldub.cgs index 2067bcc..2067bcc 100644 --- a/sim/testsuite/sim/frv/nldub.cgs +++ b/sim/testsuite/frv/nldub.cgs diff --git a/sim/testsuite/sim/frv/nldubi.cgs b/sim/testsuite/frv/nldubi.cgs index 8eba516..8eba516 100644 --- a/sim/testsuite/sim/frv/nldubi.cgs +++ b/sim/testsuite/frv/nldubi.cgs diff --git a/sim/testsuite/sim/frv/nldubu.cgs b/sim/testsuite/frv/nldubu.cgs index acf9d9c..acf9d9c 100644 --- a/sim/testsuite/sim/frv/nldubu.cgs +++ b/sim/testsuite/frv/nldubu.cgs diff --git a/sim/testsuite/sim/frv/nlduh.cgs b/sim/testsuite/frv/nlduh.cgs index 1871a22..1871a22 100644 --- a/sim/testsuite/sim/frv/nlduh.cgs +++ b/sim/testsuite/frv/nlduh.cgs diff --git a/sim/testsuite/sim/frv/nlduhi.cgs b/sim/testsuite/frv/nlduhi.cgs index ae7171e..ae7171e 100644 --- a/sim/testsuite/sim/frv/nlduhi.cgs +++ b/sim/testsuite/frv/nlduhi.cgs diff --git a/sim/testsuite/sim/frv/nlduhu.cgs b/sim/testsuite/frv/nlduhu.cgs index 8142fc5..8142fc5 100644 --- a/sim/testsuite/sim/frv/nlduhu.cgs +++ b/sim/testsuite/frv/nlduhu.cgs diff --git a/sim/testsuite/sim/frv/nop.cgs b/sim/testsuite/frv/nop.cgs index 7180066..7180066 100644 --- a/sim/testsuite/sim/frv/nop.cgs +++ b/sim/testsuite/frv/nop.cgs diff --git a/sim/testsuite/sim/frv/norcr.cgs b/sim/testsuite/frv/norcr.cgs index e097a1b..e097a1b 100644 --- a/sim/testsuite/sim/frv/norcr.cgs +++ b/sim/testsuite/frv/norcr.cgs diff --git a/sim/testsuite/sim/frv/norncr.cgs b/sim/testsuite/frv/norncr.cgs index a7b95da..a7b95da 100644 --- a/sim/testsuite/sim/frv/norncr.cgs +++ b/sim/testsuite/frv/norncr.cgs diff --git a/sim/testsuite/sim/frv/not.cgs b/sim/testsuite/frv/not.cgs index e44eabf..e44eabf 100644 --- a/sim/testsuite/sim/frv/not.cgs +++ b/sim/testsuite/frv/not.cgs diff --git a/sim/testsuite/sim/frv/notcr.cgs b/sim/testsuite/frv/notcr.cgs index e6c08e0..e6c08e0 100644 --- a/sim/testsuite/sim/frv/notcr.cgs +++ b/sim/testsuite/frv/notcr.cgs diff --git a/sim/testsuite/sim/frv/nsdiv.cgs b/sim/testsuite/frv/nsdiv.cgs index 533f2ef..533f2ef 100644 --- a/sim/testsuite/sim/frv/nsdiv.cgs +++ b/sim/testsuite/frv/nsdiv.cgs diff --git a/sim/testsuite/sim/frv/nsdivi.cgs b/sim/testsuite/frv/nsdivi.cgs index 014fadd..014fadd 100644 --- a/sim/testsuite/sim/frv/nsdivi.cgs +++ b/sim/testsuite/frv/nsdivi.cgs diff --git a/sim/testsuite/sim/frv/nudiv.cgs b/sim/testsuite/frv/nudiv.cgs index 58bce82..58bce82 100644 --- a/sim/testsuite/sim/frv/nudiv.cgs +++ b/sim/testsuite/frv/nudiv.cgs diff --git a/sim/testsuite/sim/frv/nudivi.cgs b/sim/testsuite/frv/nudivi.cgs index 2426eb3..2426eb3 100644 --- a/sim/testsuite/sim/frv/nudivi.cgs +++ b/sim/testsuite/frv/nudivi.cgs diff --git a/sim/testsuite/sim/frv/or.cgs b/sim/testsuite/frv/or.cgs index b432429..b432429 100644 --- a/sim/testsuite/sim/frv/or.cgs +++ b/sim/testsuite/frv/or.cgs diff --git a/sim/testsuite/sim/frv/orcc.cgs b/sim/testsuite/frv/orcc.cgs index a0a3e5b..a0a3e5b 100644 --- a/sim/testsuite/sim/frv/orcc.cgs +++ b/sim/testsuite/frv/orcc.cgs diff --git a/sim/testsuite/sim/frv/orcr.cgs b/sim/testsuite/frv/orcr.cgs index a5114b2..a5114b2 100644 --- a/sim/testsuite/sim/frv/orcr.cgs +++ b/sim/testsuite/frv/orcr.cgs diff --git a/sim/testsuite/sim/frv/ori.cgs b/sim/testsuite/frv/ori.cgs index aa1d61a..aa1d61a 100644 --- a/sim/testsuite/sim/frv/ori.cgs +++ b/sim/testsuite/frv/ori.cgs diff --git a/sim/testsuite/sim/frv/oricc.cgs b/sim/testsuite/frv/oricc.cgs index 71e6d53..71e6d53 100644 --- a/sim/testsuite/sim/frv/oricc.cgs +++ b/sim/testsuite/frv/oricc.cgs diff --git a/sim/testsuite/sim/frv/orncr.cgs b/sim/testsuite/frv/orncr.cgs index b0e4e59..b0e4e59 100644 --- a/sim/testsuite/sim/frv/orncr.cgs +++ b/sim/testsuite/frv/orncr.cgs diff --git a/sim/testsuite/sim/frv/parallel.exp b/sim/testsuite/frv/parallel.exp index 8101a67a..8101a67a 100644 --- a/sim/testsuite/sim/frv/parallel.exp +++ b/sim/testsuite/frv/parallel.exp diff --git a/sim/testsuite/sim/frv/ret.cgs b/sim/testsuite/frv/ret.cgs index 1447998..1447998 100644 --- a/sim/testsuite/sim/frv/ret.cgs +++ b/sim/testsuite/frv/ret.cgs diff --git a/sim/testsuite/sim/frv/rett.cgs b/sim/testsuite/frv/rett.cgs index f964bae..f964bae 100644 --- a/sim/testsuite/sim/frv/rett.cgs +++ b/sim/testsuite/frv/rett.cgs diff --git a/sim/testsuite/sim/frv/scan.cgs b/sim/testsuite/frv/scan.cgs index d19107d..d19107d 100644 --- a/sim/testsuite/sim/frv/scan.cgs +++ b/sim/testsuite/frv/scan.cgs diff --git a/sim/testsuite/sim/frv/scani.cgs b/sim/testsuite/frv/scani.cgs index 97175dc..97175dc 100644 --- a/sim/testsuite/sim/frv/scani.cgs +++ b/sim/testsuite/frv/scani.cgs diff --git a/sim/testsuite/sim/frv/sdiv.cgs b/sim/testsuite/frv/sdiv.cgs index d193b23..d193b23 100644 --- a/sim/testsuite/sim/frv/sdiv.cgs +++ b/sim/testsuite/frv/sdiv.cgs diff --git a/sim/testsuite/sim/frv/sdivi.cgs b/sim/testsuite/frv/sdivi.cgs index eb781e7..eb781e7 100644 --- a/sim/testsuite/sim/frv/sdivi.cgs +++ b/sim/testsuite/frv/sdivi.cgs diff --git a/sim/testsuite/sim/frv/sethi.cgs b/sim/testsuite/frv/sethi.cgs index 00a3bdd..00a3bdd 100644 --- a/sim/testsuite/sim/frv/sethi.cgs +++ b/sim/testsuite/frv/sethi.cgs diff --git a/sim/testsuite/sim/frv/sethilo.pcgs b/sim/testsuite/frv/sethilo.pcgs index c8e7b60..c8e7b60 100644 --- a/sim/testsuite/sim/frv/sethilo.pcgs +++ b/sim/testsuite/frv/sethilo.pcgs diff --git a/sim/testsuite/sim/frv/setlo.cgs b/sim/testsuite/frv/setlo.cgs index 6bdac2e..6bdac2e 100644 --- a/sim/testsuite/sim/frv/setlo.cgs +++ b/sim/testsuite/frv/setlo.cgs diff --git a/sim/testsuite/sim/frv/setlos.cgs b/sim/testsuite/frv/setlos.cgs index 8979d13..8979d13 100644 --- a/sim/testsuite/sim/frv/setlos.cgs +++ b/sim/testsuite/frv/setlos.cgs diff --git a/sim/testsuite/sim/frv/sll.cgs b/sim/testsuite/frv/sll.cgs index 9103cf6..9103cf6 100644 --- a/sim/testsuite/sim/frv/sll.cgs +++ b/sim/testsuite/frv/sll.cgs diff --git a/sim/testsuite/sim/frv/sllcc.cgs b/sim/testsuite/frv/sllcc.cgs index 533b504..533b504 100644 --- a/sim/testsuite/sim/frv/sllcc.cgs +++ b/sim/testsuite/frv/sllcc.cgs diff --git a/sim/testsuite/sim/frv/slli.cgs b/sim/testsuite/frv/slli.cgs index 80c25c0..80c25c0 100644 --- a/sim/testsuite/sim/frv/slli.cgs +++ b/sim/testsuite/frv/slli.cgs diff --git a/sim/testsuite/sim/frv/sllicc.cgs b/sim/testsuite/frv/sllicc.cgs index b8e4c7d..b8e4c7d 100644 --- a/sim/testsuite/sim/frv/sllicc.cgs +++ b/sim/testsuite/frv/sllicc.cgs diff --git a/sim/testsuite/sim/frv/smul.cgs b/sim/testsuite/frv/smul.cgs index ed065a9..ed065a9 100644 --- a/sim/testsuite/sim/frv/smul.cgs +++ b/sim/testsuite/frv/smul.cgs diff --git a/sim/testsuite/sim/frv/smulcc.cgs b/sim/testsuite/frv/smulcc.cgs index 76a009e..76a009e 100644 --- a/sim/testsuite/sim/frv/smulcc.cgs +++ b/sim/testsuite/frv/smulcc.cgs diff --git a/sim/testsuite/sim/frv/smuli.cgs b/sim/testsuite/frv/smuli.cgs index 19a695c..19a695c 100644 --- a/sim/testsuite/sim/frv/smuli.cgs +++ b/sim/testsuite/frv/smuli.cgs diff --git a/sim/testsuite/sim/frv/smulicc.cgs b/sim/testsuite/frv/smulicc.cgs index e9aa889..e9aa889 100644 --- a/sim/testsuite/sim/frv/smulicc.cgs +++ b/sim/testsuite/frv/smulicc.cgs diff --git a/sim/testsuite/sim/frv/sra.cgs b/sim/testsuite/frv/sra.cgs index 0f0c864..0f0c864 100644 --- a/sim/testsuite/sim/frv/sra.cgs +++ b/sim/testsuite/frv/sra.cgs diff --git a/sim/testsuite/sim/frv/sracc.cgs b/sim/testsuite/frv/sracc.cgs index 14f4a8b..14f4a8b 100644 --- a/sim/testsuite/sim/frv/sracc.cgs +++ b/sim/testsuite/frv/sracc.cgs diff --git a/sim/testsuite/sim/frv/srai.cgs b/sim/testsuite/frv/srai.cgs index 02b9654..02b9654 100644 --- a/sim/testsuite/sim/frv/srai.cgs +++ b/sim/testsuite/frv/srai.cgs diff --git a/sim/testsuite/sim/frv/sraicc.cgs b/sim/testsuite/frv/sraicc.cgs index 5dbd1e6..5dbd1e6 100644 --- a/sim/testsuite/sim/frv/sraicc.cgs +++ b/sim/testsuite/frv/sraicc.cgs diff --git a/sim/testsuite/sim/frv/srl.cgs b/sim/testsuite/frv/srl.cgs index 045e75e..045e75e 100644 --- a/sim/testsuite/sim/frv/srl.cgs +++ b/sim/testsuite/frv/srl.cgs diff --git a/sim/testsuite/sim/frv/srlcc.cgs b/sim/testsuite/frv/srlcc.cgs index 1450a4b..1450a4b 100644 --- a/sim/testsuite/sim/frv/srlcc.cgs +++ b/sim/testsuite/frv/srlcc.cgs diff --git a/sim/testsuite/sim/frv/srli.cgs b/sim/testsuite/frv/srli.cgs index 72207d3..72207d3 100644 --- a/sim/testsuite/sim/frv/srli.cgs +++ b/sim/testsuite/frv/srli.cgs diff --git a/sim/testsuite/sim/frv/srlicc.cgs b/sim/testsuite/frv/srlicc.cgs index d232802..d232802 100644 --- a/sim/testsuite/sim/frv/srlicc.cgs +++ b/sim/testsuite/frv/srlicc.cgs diff --git a/sim/testsuite/sim/frv/st.cgs b/sim/testsuite/frv/st.cgs index 557713c..557713c 100644 --- a/sim/testsuite/sim/frv/st.cgs +++ b/sim/testsuite/frv/st.cgs diff --git a/sim/testsuite/sim/frv/stb.cgs b/sim/testsuite/frv/stb.cgs index 15fa1e6..15fa1e6 100644 --- a/sim/testsuite/sim/frv/stb.cgs +++ b/sim/testsuite/frv/stb.cgs diff --git a/sim/testsuite/sim/frv/stbf.cgs b/sim/testsuite/frv/stbf.cgs index 741327d..741327d 100644 --- a/sim/testsuite/sim/frv/stbf.cgs +++ b/sim/testsuite/frv/stbf.cgs diff --git a/sim/testsuite/sim/frv/stbfi.cgs b/sim/testsuite/frv/stbfi.cgs index cfea708..cfea708 100644 --- a/sim/testsuite/sim/frv/stbfi.cgs +++ b/sim/testsuite/frv/stbfi.cgs diff --git a/sim/testsuite/sim/frv/stbfu.cgs b/sim/testsuite/frv/stbfu.cgs index 01bbb99..01bbb99 100644 --- a/sim/testsuite/sim/frv/stbfu.cgs +++ b/sim/testsuite/frv/stbfu.cgs diff --git a/sim/testsuite/sim/frv/stbi.cgs b/sim/testsuite/frv/stbi.cgs index f23efc9..f23efc9 100644 --- a/sim/testsuite/sim/frv/stbi.cgs +++ b/sim/testsuite/frv/stbi.cgs diff --git a/sim/testsuite/sim/frv/stbu.cgs b/sim/testsuite/frv/stbu.cgs index e56ad11..e56ad11 100644 --- a/sim/testsuite/sim/frv/stbu.cgs +++ b/sim/testsuite/frv/stbu.cgs diff --git a/sim/testsuite/sim/frv/stc.cgs b/sim/testsuite/frv/stc.cgs index 581297c..581297c 100644 --- a/sim/testsuite/sim/frv/stc.cgs +++ b/sim/testsuite/frv/stc.cgs diff --git a/sim/testsuite/sim/frv/stcu.cgs b/sim/testsuite/frv/stcu.cgs index eb9e6c5..eb9e6c5 100644 --- a/sim/testsuite/sim/frv/stcu.cgs +++ b/sim/testsuite/frv/stcu.cgs diff --git a/sim/testsuite/sim/frv/std.cgs b/sim/testsuite/frv/std.cgs index 8a2ed12..8a2ed12 100644 --- a/sim/testsuite/sim/frv/std.cgs +++ b/sim/testsuite/frv/std.cgs diff --git a/sim/testsuite/sim/frv/std.pcgs b/sim/testsuite/frv/std.pcgs index d518b8b..d518b8b 100644 --- a/sim/testsuite/sim/frv/std.pcgs +++ b/sim/testsuite/frv/std.pcgs diff --git a/sim/testsuite/sim/frv/stdc.cgs b/sim/testsuite/frv/stdc.cgs index bdff0ac..bdff0ac 100644 --- a/sim/testsuite/sim/frv/stdc.cgs +++ b/sim/testsuite/frv/stdc.cgs diff --git a/sim/testsuite/sim/frv/stdc.pcgs b/sim/testsuite/frv/stdc.pcgs index 46c4925..46c4925 100644 --- a/sim/testsuite/sim/frv/stdc.pcgs +++ b/sim/testsuite/frv/stdc.pcgs diff --git a/sim/testsuite/sim/frv/stdcu.cgs b/sim/testsuite/frv/stdcu.cgs index bbae5ff..bbae5ff 100644 --- a/sim/testsuite/sim/frv/stdcu.cgs +++ b/sim/testsuite/frv/stdcu.cgs diff --git a/sim/testsuite/sim/frv/stdf.cgs b/sim/testsuite/frv/stdf.cgs index 82c1461..82c1461 100644 --- a/sim/testsuite/sim/frv/stdf.cgs +++ b/sim/testsuite/frv/stdf.cgs diff --git a/sim/testsuite/sim/frv/stdf.pcgs b/sim/testsuite/frv/stdf.pcgs index 7ef991c..7ef991c 100644 --- a/sim/testsuite/sim/frv/stdf.pcgs +++ b/sim/testsuite/frv/stdf.pcgs diff --git a/sim/testsuite/sim/frv/stdfi.cgs b/sim/testsuite/frv/stdfi.cgs index fea9b51..fea9b51 100644 --- a/sim/testsuite/sim/frv/stdfi.cgs +++ b/sim/testsuite/frv/stdfi.cgs diff --git a/sim/testsuite/sim/frv/stdfu.cgs b/sim/testsuite/frv/stdfu.cgs index 439cfa0..439cfa0 100644 --- a/sim/testsuite/sim/frv/stdfu.cgs +++ b/sim/testsuite/frv/stdfu.cgs diff --git a/sim/testsuite/sim/frv/stdi.cgs b/sim/testsuite/frv/stdi.cgs index e1a783d..e1a783d 100644 --- a/sim/testsuite/sim/frv/stdi.cgs +++ b/sim/testsuite/frv/stdi.cgs diff --git a/sim/testsuite/sim/frv/stdu.cgs b/sim/testsuite/frv/stdu.cgs index b5f122f..b5f122f 100644 --- a/sim/testsuite/sim/frv/stdu.cgs +++ b/sim/testsuite/frv/stdu.cgs diff --git a/sim/testsuite/sim/frv/stf.cgs b/sim/testsuite/frv/stf.cgs index 5ebc060..5ebc060 100644 --- a/sim/testsuite/sim/frv/stf.cgs +++ b/sim/testsuite/frv/stf.cgs diff --git a/sim/testsuite/sim/frv/stfi.cgs b/sim/testsuite/frv/stfi.cgs index cfce1fd..cfce1fd 100644 --- a/sim/testsuite/sim/frv/stfi.cgs +++ b/sim/testsuite/frv/stfi.cgs diff --git a/sim/testsuite/sim/frv/stfu.cgs b/sim/testsuite/frv/stfu.cgs index e47e61d..e47e61d 100644 --- a/sim/testsuite/sim/frv/stfu.cgs +++ b/sim/testsuite/frv/stfu.cgs diff --git a/sim/testsuite/sim/frv/sth.cgs b/sim/testsuite/frv/sth.cgs index c11ae40..c11ae40 100644 --- a/sim/testsuite/sim/frv/sth.cgs +++ b/sim/testsuite/frv/sth.cgs diff --git a/sim/testsuite/sim/frv/sthf.cgs b/sim/testsuite/frv/sthf.cgs index 7310e4e..7310e4e 100644 --- a/sim/testsuite/sim/frv/sthf.cgs +++ b/sim/testsuite/frv/sthf.cgs diff --git a/sim/testsuite/sim/frv/sthfi.cgs b/sim/testsuite/frv/sthfi.cgs index ae9da97..ae9da97 100644 --- a/sim/testsuite/sim/frv/sthfi.cgs +++ b/sim/testsuite/frv/sthfi.cgs diff --git a/sim/testsuite/sim/frv/sthfu.cgs b/sim/testsuite/frv/sthfu.cgs index df472e7..df472e7 100644 --- a/sim/testsuite/sim/frv/sthfu.cgs +++ b/sim/testsuite/frv/sthfu.cgs diff --git a/sim/testsuite/sim/frv/sthi.cgs b/sim/testsuite/frv/sthi.cgs index 93636e9..93636e9 100644 --- a/sim/testsuite/sim/frv/sthi.cgs +++ b/sim/testsuite/frv/sthi.cgs diff --git a/sim/testsuite/sim/frv/sthu.cgs b/sim/testsuite/frv/sthu.cgs index ab35b30..ab35b30 100644 --- a/sim/testsuite/sim/frv/sthu.cgs +++ b/sim/testsuite/frv/sthu.cgs diff --git a/sim/testsuite/sim/frv/sti.cgs b/sim/testsuite/frv/sti.cgs index ce05003..ce05003 100644 --- a/sim/testsuite/sim/frv/sti.cgs +++ b/sim/testsuite/frv/sti.cgs diff --git a/sim/testsuite/sim/frv/stq.cgs b/sim/testsuite/frv/stq.cgs index 5ec8369..5ec8369 100644 --- a/sim/testsuite/sim/frv/stq.cgs +++ b/sim/testsuite/frv/stq.cgs diff --git a/sim/testsuite/sim/frv/stq.pcgs b/sim/testsuite/frv/stq.pcgs index 268dd9e..268dd9e 100644 --- a/sim/testsuite/sim/frv/stq.pcgs +++ b/sim/testsuite/frv/stq.pcgs diff --git a/sim/testsuite/sim/frv/stqc.cgs b/sim/testsuite/frv/stqc.cgs index 19fc79d..19fc79d 100644 --- a/sim/testsuite/sim/frv/stqc.cgs +++ b/sim/testsuite/frv/stqc.cgs diff --git a/sim/testsuite/sim/frv/stqc.pcgs b/sim/testsuite/frv/stqc.pcgs index bda68ba..bda68ba 100644 --- a/sim/testsuite/sim/frv/stqc.pcgs +++ b/sim/testsuite/frv/stqc.pcgs diff --git a/sim/testsuite/sim/frv/stqcu.cgs b/sim/testsuite/frv/stqcu.cgs index a7746ca..a7746ca 100644 --- a/sim/testsuite/sim/frv/stqcu.cgs +++ b/sim/testsuite/frv/stqcu.cgs diff --git a/sim/testsuite/sim/frv/stqf.cgs b/sim/testsuite/frv/stqf.cgs index 24dbb42..24dbb42 100644 --- a/sim/testsuite/sim/frv/stqf.cgs +++ b/sim/testsuite/frv/stqf.cgs diff --git a/sim/testsuite/sim/frv/stqf.pcgs b/sim/testsuite/frv/stqf.pcgs index 497f5fb..497f5fb 100644 --- a/sim/testsuite/sim/frv/stqf.pcgs +++ b/sim/testsuite/frv/stqf.pcgs diff --git a/sim/testsuite/sim/frv/stqfi.cgs b/sim/testsuite/frv/stqfi.cgs index 6a36a90..6a36a90 100644 --- a/sim/testsuite/sim/frv/stqfi.cgs +++ b/sim/testsuite/frv/stqfi.cgs diff --git a/sim/testsuite/sim/frv/stqfu.cgs b/sim/testsuite/frv/stqfu.cgs index 80a1494..80a1494 100644 --- a/sim/testsuite/sim/frv/stqfu.cgs +++ b/sim/testsuite/frv/stqfu.cgs diff --git a/sim/testsuite/sim/frv/stqi.cgs b/sim/testsuite/frv/stqi.cgs index 5a3680e..5a3680e 100644 --- a/sim/testsuite/sim/frv/stqi.cgs +++ b/sim/testsuite/frv/stqi.cgs diff --git a/sim/testsuite/sim/frv/stqu.cgs b/sim/testsuite/frv/stqu.cgs index 31e8de5..31e8de5 100644 --- a/sim/testsuite/sim/frv/stqu.cgs +++ b/sim/testsuite/frv/stqu.cgs diff --git a/sim/testsuite/sim/frv/stu.cgs b/sim/testsuite/frv/stu.cgs index cc48040..cc48040 100644 --- a/sim/testsuite/sim/frv/stu.cgs +++ b/sim/testsuite/frv/stu.cgs diff --git a/sim/testsuite/sim/frv/sub.cgs b/sim/testsuite/frv/sub.cgs index 5a1410c..5a1410c 100644 --- a/sim/testsuite/sim/frv/sub.cgs +++ b/sim/testsuite/frv/sub.cgs diff --git a/sim/testsuite/sim/frv/subcc.cgs b/sim/testsuite/frv/subcc.cgs index 188e0ff..188e0ff 100644 --- a/sim/testsuite/sim/frv/subcc.cgs +++ b/sim/testsuite/frv/subcc.cgs diff --git a/sim/testsuite/sim/frv/subi.cgs b/sim/testsuite/frv/subi.cgs index c632838..c632838 100644 --- a/sim/testsuite/sim/frv/subi.cgs +++ b/sim/testsuite/frv/subi.cgs diff --git a/sim/testsuite/sim/frv/subicc.cgs b/sim/testsuite/frv/subicc.cgs index b2296ee..b2296ee 100644 --- a/sim/testsuite/sim/frv/subicc.cgs +++ b/sim/testsuite/frv/subicc.cgs diff --git a/sim/testsuite/sim/frv/subx.cgs b/sim/testsuite/frv/subx.cgs index 4559a52..4559a52 100644 --- a/sim/testsuite/sim/frv/subx.cgs +++ b/sim/testsuite/frv/subx.cgs diff --git a/sim/testsuite/sim/frv/subxcc.cgs b/sim/testsuite/frv/subxcc.cgs index 713a2a7..713a2a7 100644 --- a/sim/testsuite/sim/frv/subxcc.cgs +++ b/sim/testsuite/frv/subxcc.cgs diff --git a/sim/testsuite/sim/frv/subxi.cgs b/sim/testsuite/frv/subxi.cgs index bbe8e4d..bbe8e4d 100644 --- a/sim/testsuite/sim/frv/subxi.cgs +++ b/sim/testsuite/frv/subxi.cgs diff --git a/sim/testsuite/sim/frv/subxicc.cgs b/sim/testsuite/frv/subxicc.cgs index 369cab9..369cab9 100644 --- a/sim/testsuite/sim/frv/subxicc.cgs +++ b/sim/testsuite/frv/subxicc.cgs diff --git a/sim/testsuite/sim/frv/swap.cgs b/sim/testsuite/frv/swap.cgs index 1e22903..1e22903 100644 --- a/sim/testsuite/sim/frv/swap.cgs +++ b/sim/testsuite/frv/swap.cgs diff --git a/sim/testsuite/sim/frv/swapi.cgs b/sim/testsuite/frv/swapi.cgs index 4951bfa..4951bfa 100644 --- a/sim/testsuite/sim/frv/swapi.cgs +++ b/sim/testsuite/frv/swapi.cgs diff --git a/sim/testsuite/sim/frv/tc.cgs b/sim/testsuite/frv/tc.cgs index 116190b..116190b 100644 --- a/sim/testsuite/sim/frv/tc.cgs +++ b/sim/testsuite/frv/tc.cgs diff --git a/sim/testsuite/sim/frv/teq.cgs b/sim/testsuite/frv/teq.cgs index 59c6091..59c6091 100644 --- a/sim/testsuite/sim/frv/teq.cgs +++ b/sim/testsuite/frv/teq.cgs diff --git a/sim/testsuite/sim/frv/testutils.inc b/sim/testsuite/frv/testutils.inc index 8261b4fa..8261b4fa 100644 --- a/sim/testsuite/sim/frv/testutils.inc +++ b/sim/testsuite/frv/testutils.inc diff --git a/sim/testsuite/sim/frv/tge.cgs b/sim/testsuite/frv/tge.cgs index 3e12d92..3e12d92 100644 --- a/sim/testsuite/sim/frv/tge.cgs +++ b/sim/testsuite/frv/tge.cgs diff --git a/sim/testsuite/sim/frv/tgt.cgs b/sim/testsuite/frv/tgt.cgs index 7e01330..7e01330 100644 --- a/sim/testsuite/sim/frv/tgt.cgs +++ b/sim/testsuite/frv/tgt.cgs diff --git a/sim/testsuite/sim/frv/thi.cgs b/sim/testsuite/frv/thi.cgs index 36cc923..36cc923 100644 --- a/sim/testsuite/sim/frv/thi.cgs +++ b/sim/testsuite/frv/thi.cgs diff --git a/sim/testsuite/sim/frv/tic.cgs b/sim/testsuite/frv/tic.cgs index 8c746f5..8c746f5 100644 --- a/sim/testsuite/sim/frv/tic.cgs +++ b/sim/testsuite/frv/tic.cgs diff --git a/sim/testsuite/sim/frv/tieq.cgs b/sim/testsuite/frv/tieq.cgs index 5dfc0e6..5dfc0e6 100644 --- a/sim/testsuite/sim/frv/tieq.cgs +++ b/sim/testsuite/frv/tieq.cgs diff --git a/sim/testsuite/sim/frv/tige.cgs b/sim/testsuite/frv/tige.cgs index cde3ac8..cde3ac8 100644 --- a/sim/testsuite/sim/frv/tige.cgs +++ b/sim/testsuite/frv/tige.cgs diff --git a/sim/testsuite/sim/frv/tigt.cgs b/sim/testsuite/frv/tigt.cgs index 163d92f..163d92f 100644 --- a/sim/testsuite/sim/frv/tigt.cgs +++ b/sim/testsuite/frv/tigt.cgs diff --git a/sim/testsuite/sim/frv/tihi.cgs b/sim/testsuite/frv/tihi.cgs index e564fc2..e564fc2 100644 --- a/sim/testsuite/sim/frv/tihi.cgs +++ b/sim/testsuite/frv/tihi.cgs diff --git a/sim/testsuite/sim/frv/tile.cgs b/sim/testsuite/frv/tile.cgs index 7f5ef2a..7f5ef2a 100644 --- a/sim/testsuite/sim/frv/tile.cgs +++ b/sim/testsuite/frv/tile.cgs diff --git a/sim/testsuite/sim/frv/tils.cgs b/sim/testsuite/frv/tils.cgs index 5713de5..5713de5 100644 --- a/sim/testsuite/sim/frv/tils.cgs +++ b/sim/testsuite/frv/tils.cgs diff --git a/sim/testsuite/sim/frv/tilt.cgs b/sim/testsuite/frv/tilt.cgs index 4d596b0..4d596b0 100644 --- a/sim/testsuite/sim/frv/tilt.cgs +++ b/sim/testsuite/frv/tilt.cgs diff --git a/sim/testsuite/sim/frv/tin.cgs b/sim/testsuite/frv/tin.cgs index f55c921..f55c921 100644 --- a/sim/testsuite/sim/frv/tin.cgs +++ b/sim/testsuite/frv/tin.cgs diff --git a/sim/testsuite/sim/frv/tinc.cgs b/sim/testsuite/frv/tinc.cgs index 8e99e31..8e99e31 100644 --- a/sim/testsuite/sim/frv/tinc.cgs +++ b/sim/testsuite/frv/tinc.cgs diff --git a/sim/testsuite/sim/frv/tine.cgs b/sim/testsuite/frv/tine.cgs index d7e8b00..d7e8b00 100644 --- a/sim/testsuite/sim/frv/tine.cgs +++ b/sim/testsuite/frv/tine.cgs diff --git a/sim/testsuite/sim/frv/tino.cgs b/sim/testsuite/frv/tino.cgs index 65a2d6d..65a2d6d 100644 --- a/sim/testsuite/sim/frv/tino.cgs +++ b/sim/testsuite/frv/tino.cgs diff --git a/sim/testsuite/sim/frv/tinv.cgs b/sim/testsuite/frv/tinv.cgs index 7ec34a4..7ec34a4 100644 --- a/sim/testsuite/sim/frv/tinv.cgs +++ b/sim/testsuite/frv/tinv.cgs diff --git a/sim/testsuite/sim/frv/tip.cgs b/sim/testsuite/frv/tip.cgs index 8353422..8353422 100644 --- a/sim/testsuite/sim/frv/tip.cgs +++ b/sim/testsuite/frv/tip.cgs diff --git a/sim/testsuite/sim/frv/tira.cgs b/sim/testsuite/frv/tira.cgs index bd3139e..bd3139e 100644 --- a/sim/testsuite/sim/frv/tira.cgs +++ b/sim/testsuite/frv/tira.cgs diff --git a/sim/testsuite/sim/frv/tiv.cgs b/sim/testsuite/frv/tiv.cgs index 84a2576..84a2576 100644 --- a/sim/testsuite/sim/frv/tiv.cgs +++ b/sim/testsuite/frv/tiv.cgs diff --git a/sim/testsuite/sim/frv/tle.cgs b/sim/testsuite/frv/tle.cgs index 1322821..1322821 100644 --- a/sim/testsuite/sim/frv/tle.cgs +++ b/sim/testsuite/frv/tle.cgs diff --git a/sim/testsuite/sim/frv/tls.cgs b/sim/testsuite/frv/tls.cgs index 708e617..708e617 100644 --- a/sim/testsuite/sim/frv/tls.cgs +++ b/sim/testsuite/frv/tls.cgs diff --git a/sim/testsuite/sim/frv/tlt.cgs b/sim/testsuite/frv/tlt.cgs index 12ee05b..12ee05b 100644 --- a/sim/testsuite/sim/frv/tlt.cgs +++ b/sim/testsuite/frv/tlt.cgs diff --git a/sim/testsuite/sim/frv/tn.cgs b/sim/testsuite/frv/tn.cgs index 05b0424..05b0424 100644 --- a/sim/testsuite/sim/frv/tn.cgs +++ b/sim/testsuite/frv/tn.cgs diff --git a/sim/testsuite/sim/frv/tnc.cgs b/sim/testsuite/frv/tnc.cgs index 808db3c..808db3c 100644 --- a/sim/testsuite/sim/frv/tnc.cgs +++ b/sim/testsuite/frv/tnc.cgs diff --git a/sim/testsuite/sim/frv/tne.cgs b/sim/testsuite/frv/tne.cgs index 880188d..880188d 100644 --- a/sim/testsuite/sim/frv/tne.cgs +++ b/sim/testsuite/frv/tne.cgs diff --git a/sim/testsuite/sim/frv/tno.cgs b/sim/testsuite/frv/tno.cgs index df49969..df49969 100644 --- a/sim/testsuite/sim/frv/tno.cgs +++ b/sim/testsuite/frv/tno.cgs diff --git a/sim/testsuite/sim/frv/tnv.cgs b/sim/testsuite/frv/tnv.cgs index d7f9241..d7f9241 100644 --- a/sim/testsuite/sim/frv/tnv.cgs +++ b/sim/testsuite/frv/tnv.cgs diff --git a/sim/testsuite/sim/frv/tp.cgs b/sim/testsuite/frv/tp.cgs index 2709e31..2709e31 100644 --- a/sim/testsuite/sim/frv/tp.cgs +++ b/sim/testsuite/frv/tp.cgs diff --git a/sim/testsuite/sim/frv/tra.cgs b/sim/testsuite/frv/tra.cgs index 368c83a..368c83a 100644 --- a/sim/testsuite/sim/frv/tra.cgs +++ b/sim/testsuite/frv/tra.cgs diff --git a/sim/testsuite/sim/frv/tv.cgs b/sim/testsuite/frv/tv.cgs index d173f29..d173f29 100644 --- a/sim/testsuite/sim/frv/tv.cgs +++ b/sim/testsuite/frv/tv.cgs diff --git a/sim/testsuite/sim/frv/udiv.cgs b/sim/testsuite/frv/udiv.cgs index 35cfa8c..35cfa8c 100644 --- a/sim/testsuite/sim/frv/udiv.cgs +++ b/sim/testsuite/frv/udiv.cgs diff --git a/sim/testsuite/sim/frv/udivi.cgs b/sim/testsuite/frv/udivi.cgs index 6a50590..6a50590 100644 --- a/sim/testsuite/sim/frv/udivi.cgs +++ b/sim/testsuite/frv/udivi.cgs diff --git a/sim/testsuite/sim/frv/umul.cgs b/sim/testsuite/frv/umul.cgs index 6c61221..6c61221 100644 --- a/sim/testsuite/sim/frv/umul.cgs +++ b/sim/testsuite/frv/umul.cgs diff --git a/sim/testsuite/sim/frv/umulcc.cgs b/sim/testsuite/frv/umulcc.cgs index c2b5cff..c2b5cff 100644 --- a/sim/testsuite/sim/frv/umulcc.cgs +++ b/sim/testsuite/frv/umulcc.cgs diff --git a/sim/testsuite/sim/frv/umuli.cgs b/sim/testsuite/frv/umuli.cgs index 6f1b9c1..6f1b9c1 100644 --- a/sim/testsuite/sim/frv/umuli.cgs +++ b/sim/testsuite/frv/umuli.cgs diff --git a/sim/testsuite/sim/frv/umulicc.cgs b/sim/testsuite/frv/umulicc.cgs index 0d0d0c1..0d0d0c1 100644 --- a/sim/testsuite/sim/frv/umulicc.cgs +++ b/sim/testsuite/frv/umulicc.cgs diff --git a/sim/testsuite/sim/frv/xor.cgs b/sim/testsuite/frv/xor.cgs index 97310e4..97310e4 100644 --- a/sim/testsuite/sim/frv/xor.cgs +++ b/sim/testsuite/frv/xor.cgs diff --git a/sim/testsuite/sim/frv/xorcc.cgs b/sim/testsuite/frv/xorcc.cgs index 9516b78..9516b78 100644 --- a/sim/testsuite/sim/frv/xorcc.cgs +++ b/sim/testsuite/frv/xorcc.cgs diff --git a/sim/testsuite/sim/frv/xorcr.cgs b/sim/testsuite/frv/xorcr.cgs index bcb153b..bcb153b 100644 --- a/sim/testsuite/sim/frv/xorcr.cgs +++ b/sim/testsuite/frv/xorcr.cgs diff --git a/sim/testsuite/sim/frv/xori.cgs b/sim/testsuite/frv/xori.cgs index ed26660..ed26660 100644 --- a/sim/testsuite/sim/frv/xori.cgs +++ b/sim/testsuite/frv/xori.cgs diff --git a/sim/testsuite/sim/frv/xoricc.cgs b/sim/testsuite/frv/xoricc.cgs index b473620..b473620 100644 --- a/sim/testsuite/sim/frv/xoricc.cgs +++ b/sim/testsuite/frv/xoricc.cgs diff --git a/sim/testsuite/sim/ft32/ChangeLog b/sim/testsuite/ft32/ChangeLog index cb1d2f4..cb1d2f4 100644 --- a/sim/testsuite/sim/ft32/ChangeLog +++ b/sim/testsuite/ft32/ChangeLog diff --git a/sim/testsuite/sim/ft32/allinsn.exp b/sim/testsuite/ft32/allinsn.exp index 730b422..730b422 100644 --- a/sim/testsuite/sim/ft32/allinsn.exp +++ b/sim/testsuite/ft32/allinsn.exp diff --git a/sim/testsuite/sim/ft32/basic.s b/sim/testsuite/ft32/basic.s index 62977c8..62977c8 100644 --- a/sim/testsuite/sim/ft32/basic.s +++ b/sim/testsuite/ft32/basic.s diff --git a/sim/testsuite/sim/ft32/testutils.inc b/sim/testsuite/ft32/testutils.inc index c07811f..c07811f 100644 --- a/sim/testsuite/sim/ft32/testutils.inc +++ b/sim/testsuite/ft32/testutils.inc diff --git a/sim/testsuite/sim/h8300/ChangeLog b/sim/testsuite/h8300/ChangeLog index 82128cc..82128cc 100644 --- a/sim/testsuite/sim/h8300/ChangeLog +++ b/sim/testsuite/h8300/ChangeLog diff --git a/sim/testsuite/sim/h8300/addb.s b/sim/testsuite/h8300/addb.s index f1e4ebf..f1e4ebf 100644 --- a/sim/testsuite/sim/h8300/addb.s +++ b/sim/testsuite/h8300/addb.s diff --git a/sim/testsuite/sim/h8300/addl.s b/sim/testsuite/h8300/addl.s index 586fcf6..586fcf6 100644 --- a/sim/testsuite/sim/h8300/addl.s +++ b/sim/testsuite/h8300/addl.s diff --git a/sim/testsuite/sim/h8300/adds.s b/sim/testsuite/h8300/adds.s index 9789e87..9789e87 100644 --- a/sim/testsuite/sim/h8300/adds.s +++ b/sim/testsuite/h8300/adds.s diff --git a/sim/testsuite/sim/h8300/addw.s b/sim/testsuite/h8300/addw.s index c38bf69..c38bf69 100644 --- a/sim/testsuite/sim/h8300/addw.s +++ b/sim/testsuite/h8300/addw.s diff --git a/sim/testsuite/sim/h8300/addx.s b/sim/testsuite/h8300/addx.s index ef4e9d3..ef4e9d3 100644 --- a/sim/testsuite/sim/h8300/addx.s +++ b/sim/testsuite/h8300/addx.s diff --git a/sim/testsuite/sim/h8300/allinsn.exp b/sim/testsuite/h8300/allinsn.exp index 68468f6..68468f6 100644 --- a/sim/testsuite/sim/h8300/allinsn.exp +++ b/sim/testsuite/h8300/allinsn.exp diff --git a/sim/testsuite/sim/h8300/andb.s b/sim/testsuite/h8300/andb.s index 8f11805..8f11805 100644 --- a/sim/testsuite/sim/h8300/andb.s +++ b/sim/testsuite/h8300/andb.s diff --git a/sim/testsuite/sim/h8300/andl.s b/sim/testsuite/h8300/andl.s index ac09edc..ac09edc 100644 --- a/sim/testsuite/sim/h8300/andl.s +++ b/sim/testsuite/h8300/andl.s diff --git a/sim/testsuite/sim/h8300/andw.s b/sim/testsuite/h8300/andw.s index 4267179..4267179 100644 --- a/sim/testsuite/sim/h8300/andw.s +++ b/sim/testsuite/h8300/andw.s diff --git a/sim/testsuite/sim/h8300/band.s b/sim/testsuite/h8300/band.s index 3c7e5a3..3c7e5a3 100644 --- a/sim/testsuite/sim/h8300/band.s +++ b/sim/testsuite/h8300/band.s diff --git a/sim/testsuite/sim/h8300/bfld.s b/sim/testsuite/h8300/bfld.s index 7c55007..7c55007 100644 --- a/sim/testsuite/sim/h8300/bfld.s +++ b/sim/testsuite/h8300/bfld.s diff --git a/sim/testsuite/sim/h8300/biand.s b/sim/testsuite/h8300/biand.s index c4cf285..c4cf285 100644 --- a/sim/testsuite/sim/h8300/biand.s +++ b/sim/testsuite/h8300/biand.s diff --git a/sim/testsuite/sim/h8300/bra.s b/sim/testsuite/h8300/bra.s index 2ec10dc..2ec10dc 100644 --- a/sim/testsuite/sim/h8300/bra.s +++ b/sim/testsuite/h8300/bra.s diff --git a/sim/testsuite/sim/h8300/brabc.s b/sim/testsuite/h8300/brabc.s index b9a08ea..b9a08ea 100644 --- a/sim/testsuite/sim/h8300/brabc.s +++ b/sim/testsuite/h8300/brabc.s diff --git a/sim/testsuite/sim/h8300/bset.s b/sim/testsuite/h8300/bset.s index 0e16fc1..0e16fc1 100644 --- a/sim/testsuite/sim/h8300/bset.s +++ b/sim/testsuite/h8300/bset.s diff --git a/sim/testsuite/sim/h8300/cmpb.s b/sim/testsuite/h8300/cmpb.s index 1a4f23c..1a4f23c 100644 --- a/sim/testsuite/sim/h8300/cmpb.s +++ b/sim/testsuite/h8300/cmpb.s diff --git a/sim/testsuite/sim/h8300/cmpl.s b/sim/testsuite/h8300/cmpl.s index 55f235a..55f235a 100644 --- a/sim/testsuite/sim/h8300/cmpl.s +++ b/sim/testsuite/h8300/cmpl.s diff --git a/sim/testsuite/sim/h8300/cmpw.s b/sim/testsuite/h8300/cmpw.s index 872c56c..872c56c 100644 --- a/sim/testsuite/sim/h8300/cmpw.s +++ b/sim/testsuite/h8300/cmpw.s diff --git a/sim/testsuite/sim/h8300/daa.s b/sim/testsuite/h8300/daa.s index 5f81eba..5f81eba 100644 --- a/sim/testsuite/sim/h8300/daa.s +++ b/sim/testsuite/h8300/daa.s diff --git a/sim/testsuite/sim/h8300/das.s b/sim/testsuite/h8300/das.s index 9317f19..9317f19 100644 --- a/sim/testsuite/sim/h8300/das.s +++ b/sim/testsuite/h8300/das.s diff --git a/sim/testsuite/sim/h8300/dec.s b/sim/testsuite/h8300/dec.s index 122f311..122f311 100644 --- a/sim/testsuite/sim/h8300/dec.s +++ b/sim/testsuite/h8300/dec.s diff --git a/sim/testsuite/sim/h8300/div.s b/sim/testsuite/h8300/div.s index fd53baf..fd53baf 100644 --- a/sim/testsuite/sim/h8300/div.s +++ b/sim/testsuite/h8300/div.s diff --git a/sim/testsuite/sim/h8300/extl.s b/sim/testsuite/h8300/extl.s index 001f6d3..001f6d3 100644 --- a/sim/testsuite/sim/h8300/extl.s +++ b/sim/testsuite/h8300/extl.s diff --git a/sim/testsuite/sim/h8300/extw.s b/sim/testsuite/h8300/extw.s index b1eb491..b1eb491 100644 --- a/sim/testsuite/sim/h8300/extw.s +++ b/sim/testsuite/h8300/extw.s diff --git a/sim/testsuite/sim/h8300/inc.s b/sim/testsuite/h8300/inc.s index 69d2c3b..69d2c3b 100644 --- a/sim/testsuite/sim/h8300/inc.s +++ b/sim/testsuite/h8300/inc.s diff --git a/sim/testsuite/sim/h8300/jmp.s b/sim/testsuite/h8300/jmp.s index 30a4b28..30a4b28 100644 --- a/sim/testsuite/sim/h8300/jmp.s +++ b/sim/testsuite/h8300/jmp.s diff --git a/sim/testsuite/sim/h8300/ldc.s b/sim/testsuite/h8300/ldc.s index 3712a6c..3712a6c 100644 --- a/sim/testsuite/sim/h8300/ldc.s +++ b/sim/testsuite/h8300/ldc.s diff --git a/sim/testsuite/sim/h8300/ldm.s b/sim/testsuite/h8300/ldm.s index c816221..c816221 100644 --- a/sim/testsuite/sim/h8300/ldm.s +++ b/sim/testsuite/h8300/ldm.s diff --git a/sim/testsuite/sim/h8300/mac.s b/sim/testsuite/h8300/mac.s index d60fe30..d60fe30 100644 --- a/sim/testsuite/sim/h8300/mac.s +++ b/sim/testsuite/h8300/mac.s diff --git a/sim/testsuite/sim/h8300/mova.s b/sim/testsuite/h8300/mova.s index a4bcfd6..a4bcfd6 100644 --- a/sim/testsuite/sim/h8300/mova.s +++ b/sim/testsuite/h8300/mova.s diff --git a/sim/testsuite/sim/h8300/movb.s b/sim/testsuite/h8300/movb.s index 87dcdf3..87dcdf3 100644 --- a/sim/testsuite/sim/h8300/movb.s +++ b/sim/testsuite/h8300/movb.s diff --git a/sim/testsuite/sim/h8300/movl.s b/sim/testsuite/h8300/movl.s index dcc3922..dcc3922 100644 --- a/sim/testsuite/sim/h8300/movl.s +++ b/sim/testsuite/h8300/movl.s diff --git a/sim/testsuite/sim/h8300/movmd.s b/sim/testsuite/h8300/movmd.s index fefdc33..fefdc33 100644 --- a/sim/testsuite/sim/h8300/movmd.s +++ b/sim/testsuite/h8300/movmd.s diff --git a/sim/testsuite/sim/h8300/movsd.s b/sim/testsuite/h8300/movsd.s index 2689c53..2689c53 100644 --- a/sim/testsuite/sim/h8300/movsd.s +++ b/sim/testsuite/h8300/movsd.s diff --git a/sim/testsuite/sim/h8300/movw.s b/sim/testsuite/h8300/movw.s index b8b09ea..b8b09ea 100644 --- a/sim/testsuite/sim/h8300/movw.s +++ b/sim/testsuite/h8300/movw.s diff --git a/sim/testsuite/sim/h8300/mul.s b/sim/testsuite/h8300/mul.s index 02b9e9f..02b9e9f 100644 --- a/sim/testsuite/sim/h8300/mul.s +++ b/sim/testsuite/h8300/mul.s diff --git a/sim/testsuite/sim/h8300/neg.s b/sim/testsuite/h8300/neg.s index de82476..de82476 100644 --- a/sim/testsuite/sim/h8300/neg.s +++ b/sim/testsuite/h8300/neg.s diff --git a/sim/testsuite/sim/h8300/nop.s b/sim/testsuite/h8300/nop.s index 1d63b67..1d63b67 100644 --- a/sim/testsuite/sim/h8300/nop.s +++ b/sim/testsuite/h8300/nop.s diff --git a/sim/testsuite/sim/h8300/not.s b/sim/testsuite/h8300/not.s index 862c2b2..862c2b2 100644 --- a/sim/testsuite/sim/h8300/not.s +++ b/sim/testsuite/h8300/not.s diff --git a/sim/testsuite/sim/h8300/orb.s b/sim/testsuite/h8300/orb.s index 72da8e6..72da8e6 100644 --- a/sim/testsuite/sim/h8300/orb.s +++ b/sim/testsuite/h8300/orb.s diff --git a/sim/testsuite/sim/h8300/orl.s b/sim/testsuite/h8300/orl.s index 03c3f22..03c3f22 100644 --- a/sim/testsuite/sim/h8300/orl.s +++ b/sim/testsuite/h8300/orl.s diff --git a/sim/testsuite/sim/h8300/orw.s b/sim/testsuite/h8300/orw.s index 32eef45..32eef45 100644 --- a/sim/testsuite/sim/h8300/orw.s +++ b/sim/testsuite/h8300/orw.s diff --git a/sim/testsuite/sim/h8300/rotl.s b/sim/testsuite/h8300/rotl.s index 1978c2d..1978c2d 100644 --- a/sim/testsuite/sim/h8300/rotl.s +++ b/sim/testsuite/h8300/rotl.s diff --git a/sim/testsuite/sim/h8300/rotr.s b/sim/testsuite/h8300/rotr.s index 658ef82..658ef82 100644 --- a/sim/testsuite/sim/h8300/rotr.s +++ b/sim/testsuite/h8300/rotr.s diff --git a/sim/testsuite/sim/h8300/rotxl.s b/sim/testsuite/h8300/rotxl.s index d0ff4a3..d0ff4a3 100644 --- a/sim/testsuite/sim/h8300/rotxl.s +++ b/sim/testsuite/h8300/rotxl.s diff --git a/sim/testsuite/sim/h8300/rotxr.s b/sim/testsuite/h8300/rotxr.s index 31a351f..31a351f 100644 --- a/sim/testsuite/sim/h8300/rotxr.s +++ b/sim/testsuite/h8300/rotxr.s diff --git a/sim/testsuite/sim/h8300/shal.s b/sim/testsuite/h8300/shal.s index 5d930d9..5d930d9 100644 --- a/sim/testsuite/sim/h8300/shal.s +++ b/sim/testsuite/h8300/shal.s diff --git a/sim/testsuite/sim/h8300/shar.s b/sim/testsuite/h8300/shar.s index 6b182aa..6b182aa 100644 --- a/sim/testsuite/sim/h8300/shar.s +++ b/sim/testsuite/h8300/shar.s diff --git a/sim/testsuite/sim/h8300/shll.s b/sim/testsuite/h8300/shll.s index f21a60b..f21a60b 100644 --- a/sim/testsuite/sim/h8300/shll.s +++ b/sim/testsuite/h8300/shll.s diff --git a/sim/testsuite/sim/h8300/shlr.s b/sim/testsuite/h8300/shlr.s index c9f6a08..c9f6a08 100644 --- a/sim/testsuite/sim/h8300/shlr.s +++ b/sim/testsuite/h8300/shlr.s diff --git a/sim/testsuite/sim/h8300/stack.s b/sim/testsuite/h8300/stack.s index dd53445..dd53445 100644 --- a/sim/testsuite/sim/h8300/stack.s +++ b/sim/testsuite/h8300/stack.s diff --git a/sim/testsuite/sim/h8300/stc.s b/sim/testsuite/h8300/stc.s index 232bd5a..232bd5a 100644 --- a/sim/testsuite/sim/h8300/stc.s +++ b/sim/testsuite/h8300/stc.s diff --git a/sim/testsuite/sim/h8300/subb.s b/sim/testsuite/h8300/subb.s index 0183294..0183294 100644 --- a/sim/testsuite/sim/h8300/subb.s +++ b/sim/testsuite/h8300/subb.s diff --git a/sim/testsuite/sim/h8300/subl.s b/sim/testsuite/h8300/subl.s index 7f62f11..7f62f11 100644 --- a/sim/testsuite/sim/h8300/subl.s +++ b/sim/testsuite/h8300/subl.s diff --git a/sim/testsuite/sim/h8300/subs.s b/sim/testsuite/h8300/subs.s index 1bb5eea..1bb5eea 100644 --- a/sim/testsuite/sim/h8300/subs.s +++ b/sim/testsuite/h8300/subs.s diff --git a/sim/testsuite/sim/h8300/subw.s b/sim/testsuite/h8300/subw.s index 2370250..2370250 100644 --- a/sim/testsuite/sim/h8300/subw.s +++ b/sim/testsuite/h8300/subw.s diff --git a/sim/testsuite/sim/h8300/subx.s b/sim/testsuite/h8300/subx.s index 78656bc..78656bc 100644 --- a/sim/testsuite/sim/h8300/subx.s +++ b/sim/testsuite/h8300/subx.s diff --git a/sim/testsuite/sim/h8300/tas.s b/sim/testsuite/h8300/tas.s index 60bea92..60bea92 100644 --- a/sim/testsuite/sim/h8300/tas.s +++ b/sim/testsuite/h8300/tas.s diff --git a/sim/testsuite/sim/h8300/testutils.inc b/sim/testsuite/h8300/testutils.inc index 9c2c27a..9c2c27a 100644 --- a/sim/testsuite/sim/h8300/testutils.inc +++ b/sim/testsuite/h8300/testutils.inc diff --git a/sim/testsuite/sim/h8300/xorb.s b/sim/testsuite/h8300/xorb.s index 337c396..337c396 100644 --- a/sim/testsuite/sim/h8300/xorb.s +++ b/sim/testsuite/h8300/xorb.s diff --git a/sim/testsuite/sim/h8300/xorl.s b/sim/testsuite/h8300/xorl.s index 67b2e49..67b2e49 100644 --- a/sim/testsuite/sim/h8300/xorl.s +++ b/sim/testsuite/h8300/xorl.s diff --git a/sim/testsuite/sim/h8300/xorw.s b/sim/testsuite/h8300/xorw.s index 3c5e5b8..3c5e5b8 100644 --- a/sim/testsuite/sim/h8300/xorw.s +++ b/sim/testsuite/h8300/xorw.s diff --git a/sim/testsuite/sim/iq2000/ChangeLog b/sim/testsuite/iq2000/ChangeLog index d3f8b9d..d3f8b9d 100644 --- a/sim/testsuite/sim/iq2000/ChangeLog +++ b/sim/testsuite/iq2000/ChangeLog diff --git a/sim/testsuite/sim/iq2000/allinsn.exp b/sim/testsuite/iq2000/allinsn.exp index 38eee9b..38eee9b 100644 --- a/sim/testsuite/sim/iq2000/allinsn.exp +++ b/sim/testsuite/iq2000/allinsn.exp diff --git a/sim/testsuite/sim/iq2000/pass.s b/sim/testsuite/iq2000/pass.s index 4bb07cb..4bb07cb 100644 --- a/sim/testsuite/sim/iq2000/pass.s +++ b/sim/testsuite/iq2000/pass.s diff --git a/sim/testsuite/sim/iq2000/testutils.inc b/sim/testsuite/iq2000/testutils.inc index 0e0dabd..0e0dabd 100644 --- a/sim/testsuite/sim/iq2000/testutils.inc +++ b/sim/testsuite/iq2000/testutils.inc diff --git a/sim/testsuite/sim/lm32/ChangeLog b/sim/testsuite/lm32/ChangeLog index d3f8b9d..d3f8b9d 100644 --- a/sim/testsuite/sim/lm32/ChangeLog +++ b/sim/testsuite/lm32/ChangeLog diff --git a/sim/testsuite/sim/lm32/allinsn.exp b/sim/testsuite/lm32/allinsn.exp index 6174498..6174498 100644 --- a/sim/testsuite/sim/lm32/allinsn.exp +++ b/sim/testsuite/lm32/allinsn.exp diff --git a/sim/testsuite/sim/lm32/pass.s b/sim/testsuite/lm32/pass.s index 3154b2b..3154b2b 100644 --- a/sim/testsuite/sim/lm32/pass.s +++ b/sim/testsuite/lm32/pass.s diff --git a/sim/testsuite/sim/lm32/testutils.inc b/sim/testsuite/lm32/testutils.inc index 0f62e3a..0f62e3a 100644 --- a/sim/testsuite/sim/lm32/testutils.inc +++ b/sim/testsuite/lm32/testutils.inc diff --git a/sim/testsuite/sim/m32c/ChangeLog b/sim/testsuite/m32c/ChangeLog index 8437919..8437919 100644 --- a/sim/testsuite/sim/m32c/ChangeLog +++ b/sim/testsuite/m32c/ChangeLog diff --git a/sim/testsuite/sim/m32c/allinsn.exp b/sim/testsuite/m32c/allinsn.exp index fb5ccca..fb5ccca 100644 --- a/sim/testsuite/sim/m32c/allinsn.exp +++ b/sim/testsuite/m32c/allinsn.exp diff --git a/sim/testsuite/sim/m32c/blinky.s b/sim/testsuite/m32c/blinky.s index 1dbad97..1dbad97 100644 --- a/sim/testsuite/sim/m32c/blinky.s +++ b/sim/testsuite/m32c/blinky.s diff --git a/sim/testsuite/sim/m32c/fail.s b/sim/testsuite/m32c/fail.s index 5066bce..5066bce 100644 --- a/sim/testsuite/sim/m32c/fail.s +++ b/sim/testsuite/m32c/fail.s diff --git a/sim/testsuite/sim/m32c/gloss.s b/sim/testsuite/m32c/gloss.s index ce03774..ce03774 100644 --- a/sim/testsuite/sim/m32c/gloss.s +++ b/sim/testsuite/m32c/gloss.s diff --git a/sim/testsuite/sim/m32c/pass.s b/sim/testsuite/m32c/pass.s index 9f39ac0..9f39ac0 100644 --- a/sim/testsuite/sim/m32c/pass.s +++ b/sim/testsuite/m32c/pass.s diff --git a/sim/testsuite/sim/m32c/sample.ld b/sim/testsuite/m32c/sample.ld index 112012a..112012a 100644 --- a/sim/testsuite/sim/m32c/sample.ld +++ b/sim/testsuite/m32c/sample.ld diff --git a/sim/testsuite/sim/m32c/sample.s b/sim/testsuite/m32c/sample.s index 14b0548..14b0548 100644 --- a/sim/testsuite/sim/m32c/sample.s +++ b/sim/testsuite/m32c/sample.s diff --git a/sim/testsuite/sim/m32c/sample2.c b/sim/testsuite/m32c/sample2.c index 3b8f055..3b8f055 100644 --- a/sim/testsuite/sim/m32c/sample2.c +++ b/sim/testsuite/m32c/sample2.c diff --git a/sim/testsuite/sim/m32c/testutils.inc b/sim/testsuite/m32c/testutils.inc index fa6f5a9..fa6f5a9 100644 --- a/sim/testsuite/sim/m32c/testutils.inc +++ b/sim/testsuite/m32c/testutils.inc diff --git a/sim/testsuite/sim/m32r/ChangeLog b/sim/testsuite/m32r/ChangeLog index 3e6dbf7..3e6dbf7 100644 --- a/sim/testsuite/sim/m32r/ChangeLog +++ b/sim/testsuite/m32r/ChangeLog diff --git a/sim/testsuite/sim/m32r/add.cgs b/sim/testsuite/m32r/add.cgs index 8ed2b3a..8ed2b3a 100644 --- a/sim/testsuite/sim/m32r/add.cgs +++ b/sim/testsuite/m32r/add.cgs diff --git a/sim/testsuite/sim/m32r/add3.cgs b/sim/testsuite/m32r/add3.cgs index d1cc848..d1cc848 100644 --- a/sim/testsuite/sim/m32r/add3.cgs +++ b/sim/testsuite/m32r/add3.cgs diff --git a/sim/testsuite/sim/m32r/addi.cgs b/sim/testsuite/m32r/addi.cgs index 1448d0d..1448d0d 100644 --- a/sim/testsuite/sim/m32r/addi.cgs +++ b/sim/testsuite/m32r/addi.cgs diff --git a/sim/testsuite/sim/m32r/addv.cgs b/sim/testsuite/m32r/addv.cgs index 704be83..704be83 100644 --- a/sim/testsuite/sim/m32r/addv.cgs +++ b/sim/testsuite/m32r/addv.cgs diff --git a/sim/testsuite/sim/m32r/addv3.cgs b/sim/testsuite/m32r/addv3.cgs index a8c0a10..a8c0a10 100644 --- a/sim/testsuite/sim/m32r/addv3.cgs +++ b/sim/testsuite/m32r/addv3.cgs diff --git a/sim/testsuite/sim/m32r/addx.cgs b/sim/testsuite/m32r/addx.cgs index 630e3db..630e3db 100644 --- a/sim/testsuite/sim/m32r/addx.cgs +++ b/sim/testsuite/m32r/addx.cgs diff --git a/sim/testsuite/sim/m32r/allinsn.exp b/sim/testsuite/m32r/allinsn.exp index 8eed80f..8eed80f 100644 --- a/sim/testsuite/sim/m32r/allinsn.exp +++ b/sim/testsuite/m32r/allinsn.exp diff --git a/sim/testsuite/sim/m32r/and.cgs b/sim/testsuite/m32r/and.cgs index 1c26885..1c26885 100644 --- a/sim/testsuite/sim/m32r/and.cgs +++ b/sim/testsuite/m32r/and.cgs diff --git a/sim/testsuite/sim/m32r/and3.cgs b/sim/testsuite/m32r/and3.cgs index 395de30..395de30 100644 --- a/sim/testsuite/sim/m32r/and3.cgs +++ b/sim/testsuite/m32r/and3.cgs diff --git a/sim/testsuite/sim/m32r/bc24.cgs b/sim/testsuite/m32r/bc24.cgs index 6bb4333..6bb4333 100644 --- a/sim/testsuite/sim/m32r/bc24.cgs +++ b/sim/testsuite/m32r/bc24.cgs diff --git a/sim/testsuite/sim/m32r/bc8.cgs b/sim/testsuite/m32r/bc8.cgs index ceb622c..ceb622c 100644 --- a/sim/testsuite/sim/m32r/bc8.cgs +++ b/sim/testsuite/m32r/bc8.cgs diff --git a/sim/testsuite/sim/m32r/beq.cgs b/sim/testsuite/m32r/beq.cgs index c4d6d8b..c4d6d8b 100644 --- a/sim/testsuite/sim/m32r/beq.cgs +++ b/sim/testsuite/m32r/beq.cgs diff --git a/sim/testsuite/sim/m32r/beqz.cgs b/sim/testsuite/m32r/beqz.cgs index 654737d..654737d 100644 --- a/sim/testsuite/sim/m32r/beqz.cgs +++ b/sim/testsuite/m32r/beqz.cgs diff --git a/sim/testsuite/sim/m32r/bgez.cgs b/sim/testsuite/m32r/bgez.cgs index f7031f0..f7031f0 100644 --- a/sim/testsuite/sim/m32r/bgez.cgs +++ b/sim/testsuite/m32r/bgez.cgs diff --git a/sim/testsuite/sim/m32r/bgtz.cgs b/sim/testsuite/m32r/bgtz.cgs index 6ab8989..6ab8989 100644 --- a/sim/testsuite/sim/m32r/bgtz.cgs +++ b/sim/testsuite/m32r/bgtz.cgs diff --git a/sim/testsuite/sim/m32r/bl24.cgs b/sim/testsuite/m32r/bl24.cgs index fd6f0dd..fd6f0dd 100644 --- a/sim/testsuite/sim/m32r/bl24.cgs +++ b/sim/testsuite/m32r/bl24.cgs diff --git a/sim/testsuite/sim/m32r/bl8.cgs b/sim/testsuite/m32r/bl8.cgs index d263698..d263698 100644 --- a/sim/testsuite/sim/m32r/bl8.cgs +++ b/sim/testsuite/m32r/bl8.cgs diff --git a/sim/testsuite/sim/m32r/blez.cgs b/sim/testsuite/m32r/blez.cgs index e3d198d..e3d198d 100644 --- a/sim/testsuite/sim/m32r/blez.cgs +++ b/sim/testsuite/m32r/blez.cgs diff --git a/sim/testsuite/sim/m32r/bltz.cgs b/sim/testsuite/m32r/bltz.cgs index c9377fc..c9377fc 100644 --- a/sim/testsuite/sim/m32r/bltz.cgs +++ b/sim/testsuite/m32r/bltz.cgs diff --git a/sim/testsuite/sim/m32r/bnc24.cgs b/sim/testsuite/m32r/bnc24.cgs index 692d2d5..692d2d5 100644 --- a/sim/testsuite/sim/m32r/bnc24.cgs +++ b/sim/testsuite/m32r/bnc24.cgs diff --git a/sim/testsuite/sim/m32r/bnc8.cgs b/sim/testsuite/m32r/bnc8.cgs index dae2613..dae2613 100644 --- a/sim/testsuite/sim/m32r/bnc8.cgs +++ b/sim/testsuite/m32r/bnc8.cgs diff --git a/sim/testsuite/sim/m32r/bne.cgs b/sim/testsuite/m32r/bne.cgs index 5e1d7a6..5e1d7a6 100644 --- a/sim/testsuite/sim/m32r/bne.cgs +++ b/sim/testsuite/m32r/bne.cgs diff --git a/sim/testsuite/sim/m32r/bnez.cgs b/sim/testsuite/m32r/bnez.cgs index 9f10289..9f10289 100644 --- a/sim/testsuite/sim/m32r/bnez.cgs +++ b/sim/testsuite/m32r/bnez.cgs diff --git a/sim/testsuite/sim/m32r/bra24.cgs b/sim/testsuite/m32r/bra24.cgs index d62d2bf..d62d2bf 100644 --- a/sim/testsuite/sim/m32r/bra24.cgs +++ b/sim/testsuite/m32r/bra24.cgs diff --git a/sim/testsuite/sim/m32r/bra8.cgs b/sim/testsuite/m32r/bra8.cgs index f5f50ad..f5f50ad 100644 --- a/sim/testsuite/sim/m32r/bra8.cgs +++ b/sim/testsuite/m32r/bra8.cgs diff --git a/sim/testsuite/sim/m32r/cmp.cgs b/sim/testsuite/m32r/cmp.cgs index 6ea6720..6ea6720 100644 --- a/sim/testsuite/sim/m32r/cmp.cgs +++ b/sim/testsuite/m32r/cmp.cgs diff --git a/sim/testsuite/sim/m32r/cmpi.cgs b/sim/testsuite/m32r/cmpi.cgs index af11283..af11283 100644 --- a/sim/testsuite/sim/m32r/cmpi.cgs +++ b/sim/testsuite/m32r/cmpi.cgs diff --git a/sim/testsuite/sim/m32r/cmpu.cgs b/sim/testsuite/m32r/cmpu.cgs index e0b4ef1..e0b4ef1 100644 --- a/sim/testsuite/sim/m32r/cmpu.cgs +++ b/sim/testsuite/m32r/cmpu.cgs diff --git a/sim/testsuite/sim/m32r/cmpui.cgs b/sim/testsuite/m32r/cmpui.cgs index aa30207..aa30207 100644 --- a/sim/testsuite/sim/m32r/cmpui.cgs +++ b/sim/testsuite/m32r/cmpui.cgs diff --git a/sim/testsuite/sim/m32r/div.cgs b/sim/testsuite/m32r/div.cgs index 733f362..733f362 100644 --- a/sim/testsuite/sim/m32r/div.cgs +++ b/sim/testsuite/m32r/div.cgs diff --git a/sim/testsuite/sim/m32r/divu.cgs b/sim/testsuite/m32r/divu.cgs index 25342d5..25342d5 100644 --- a/sim/testsuite/sim/m32r/divu.cgs +++ b/sim/testsuite/m32r/divu.cgs diff --git a/sim/testsuite/sim/m32r/exit47.ms b/sim/testsuite/m32r/exit47.ms index 20074f6..20074f6 100644 --- a/sim/testsuite/sim/m32r/exit47.ms +++ b/sim/testsuite/m32r/exit47.ms diff --git a/sim/testsuite/sim/m32r/hello.ms b/sim/testsuite/m32r/hello.ms index 7ae2277..7ae2277 100644 --- a/sim/testsuite/sim/m32r/hello.ms +++ b/sim/testsuite/m32r/hello.ms diff --git a/sim/testsuite/sim/m32r/hw-trap.ms b/sim/testsuite/m32r/hw-trap.ms index 2aa200b..2aa200b 100644 --- a/sim/testsuite/sim/m32r/hw-trap.ms +++ b/sim/testsuite/m32r/hw-trap.ms diff --git a/sim/testsuite/sim/m32r/jl.cgs b/sim/testsuite/m32r/jl.cgs index a89c26a..a89c26a 100644 --- a/sim/testsuite/sim/m32r/jl.cgs +++ b/sim/testsuite/m32r/jl.cgs diff --git a/sim/testsuite/sim/m32r/jmp.cgs b/sim/testsuite/m32r/jmp.cgs index ba0864a..ba0864a 100644 --- a/sim/testsuite/sim/m32r/jmp.cgs +++ b/sim/testsuite/m32r/jmp.cgs diff --git a/sim/testsuite/sim/m32r/ld-d.cgs b/sim/testsuite/m32r/ld-d.cgs index 1517436..1517436 100644 --- a/sim/testsuite/sim/m32r/ld-d.cgs +++ b/sim/testsuite/m32r/ld-d.cgs diff --git a/sim/testsuite/sim/m32r/ld-plus.cgs b/sim/testsuite/m32r/ld-plus.cgs index 5feaf62..5feaf62 100644 --- a/sim/testsuite/sim/m32r/ld-plus.cgs +++ b/sim/testsuite/m32r/ld-plus.cgs diff --git a/sim/testsuite/sim/m32r/ld.cgs b/sim/testsuite/m32r/ld.cgs index ad0b86f..ad0b86f 100644 --- a/sim/testsuite/sim/m32r/ld.cgs +++ b/sim/testsuite/m32r/ld.cgs diff --git a/sim/testsuite/sim/m32r/ld24.cgs b/sim/testsuite/m32r/ld24.cgs index 74b1555..74b1555 100644 --- a/sim/testsuite/sim/m32r/ld24.cgs +++ b/sim/testsuite/m32r/ld24.cgs diff --git a/sim/testsuite/sim/m32r/ldb-d.cgs b/sim/testsuite/m32r/ldb-d.cgs index 4a1cebb..4a1cebb 100644 --- a/sim/testsuite/sim/m32r/ldb-d.cgs +++ b/sim/testsuite/m32r/ldb-d.cgs diff --git a/sim/testsuite/sim/m32r/ldb.cgs b/sim/testsuite/m32r/ldb.cgs index 9b89545..9b89545 100644 --- a/sim/testsuite/sim/m32r/ldb.cgs +++ b/sim/testsuite/m32r/ldb.cgs diff --git a/sim/testsuite/sim/m32r/ldh-d.cgs b/sim/testsuite/m32r/ldh-d.cgs index 0be0309..0be0309 100644 --- a/sim/testsuite/sim/m32r/ldh-d.cgs +++ b/sim/testsuite/m32r/ldh-d.cgs diff --git a/sim/testsuite/sim/m32r/ldh.cgs b/sim/testsuite/m32r/ldh.cgs index 3d8db95..3d8db95 100644 --- a/sim/testsuite/sim/m32r/ldh.cgs +++ b/sim/testsuite/m32r/ldh.cgs diff --git a/sim/testsuite/sim/m32r/ldi16.cgs b/sim/testsuite/m32r/ldi16.cgs index 478df1c..478df1c 100644 --- a/sim/testsuite/sim/m32r/ldi16.cgs +++ b/sim/testsuite/m32r/ldi16.cgs diff --git a/sim/testsuite/sim/m32r/ldi8.cgs b/sim/testsuite/m32r/ldi8.cgs index 081e7a8..081e7a8 100644 --- a/sim/testsuite/sim/m32r/ldi8.cgs +++ b/sim/testsuite/m32r/ldi8.cgs diff --git a/sim/testsuite/sim/m32r/ldub-d.cgs b/sim/testsuite/m32r/ldub-d.cgs index 7661071..7661071 100644 --- a/sim/testsuite/sim/m32r/ldub-d.cgs +++ b/sim/testsuite/m32r/ldub-d.cgs diff --git a/sim/testsuite/sim/m32r/ldub.cgs b/sim/testsuite/m32r/ldub.cgs index 27913b5..27913b5 100644 --- a/sim/testsuite/sim/m32r/ldub.cgs +++ b/sim/testsuite/m32r/ldub.cgs diff --git a/sim/testsuite/sim/m32r/lduh-d.cgs b/sim/testsuite/m32r/lduh-d.cgs index 96e294f..96e294f 100644 --- a/sim/testsuite/sim/m32r/lduh-d.cgs +++ b/sim/testsuite/m32r/lduh-d.cgs diff --git a/sim/testsuite/sim/m32r/lduh.cgs b/sim/testsuite/m32r/lduh.cgs index a03bbee..a03bbee 100644 --- a/sim/testsuite/sim/m32r/lduh.cgs +++ b/sim/testsuite/m32r/lduh.cgs diff --git a/sim/testsuite/sim/m32r/lock.cgs b/sim/testsuite/m32r/lock.cgs index 631525e..631525e 100644 --- a/sim/testsuite/sim/m32r/lock.cgs +++ b/sim/testsuite/m32r/lock.cgs diff --git a/sim/testsuite/sim/m32r/machi.cgs b/sim/testsuite/m32r/machi.cgs index 2e2ef00..2e2ef00 100644 --- a/sim/testsuite/sim/m32r/machi.cgs +++ b/sim/testsuite/m32r/machi.cgs diff --git a/sim/testsuite/sim/m32r/maclo.cgs b/sim/testsuite/m32r/maclo.cgs index 5d03539..5d03539 100644 --- a/sim/testsuite/sim/m32r/maclo.cgs +++ b/sim/testsuite/m32r/maclo.cgs diff --git a/sim/testsuite/sim/m32r/macwhi.cgs b/sim/testsuite/m32r/macwhi.cgs index 9ee7a5b..9ee7a5b 100644 --- a/sim/testsuite/sim/m32r/macwhi.cgs +++ b/sim/testsuite/m32r/macwhi.cgs diff --git a/sim/testsuite/sim/m32r/macwlo.cgs b/sim/testsuite/m32r/macwlo.cgs index a7ce4ed..a7ce4ed 100644 --- a/sim/testsuite/sim/m32r/macwlo.cgs +++ b/sim/testsuite/m32r/macwlo.cgs diff --git a/sim/testsuite/sim/m32r/misc.exp b/sim/testsuite/m32r/misc.exp index 6ed5638..6ed5638 100644 --- a/sim/testsuite/sim/m32r/misc.exp +++ b/sim/testsuite/m32r/misc.exp diff --git a/sim/testsuite/sim/m32r/mul.cgs b/sim/testsuite/m32r/mul.cgs index c78f24b..c78f24b 100644 --- a/sim/testsuite/sim/m32r/mul.cgs +++ b/sim/testsuite/m32r/mul.cgs diff --git a/sim/testsuite/sim/m32r/mulhi.cgs b/sim/testsuite/m32r/mulhi.cgs index 77c103d..77c103d 100644 --- a/sim/testsuite/sim/m32r/mulhi.cgs +++ b/sim/testsuite/m32r/mulhi.cgs diff --git a/sim/testsuite/sim/m32r/mullo.cgs b/sim/testsuite/m32r/mullo.cgs index 11aadff..11aadff 100644 --- a/sim/testsuite/sim/m32r/mullo.cgs +++ b/sim/testsuite/m32r/mullo.cgs diff --git a/sim/testsuite/sim/m32r/mulwhi.cgs b/sim/testsuite/m32r/mulwhi.cgs index eb18562..eb18562 100644 --- a/sim/testsuite/sim/m32r/mulwhi.cgs +++ b/sim/testsuite/m32r/mulwhi.cgs diff --git a/sim/testsuite/sim/m32r/mulwlo.cgs b/sim/testsuite/m32r/mulwlo.cgs index d22c268..d22c268 100644 --- a/sim/testsuite/sim/m32r/mulwlo.cgs +++ b/sim/testsuite/m32r/mulwlo.cgs diff --git a/sim/testsuite/sim/m32r/mv.cgs b/sim/testsuite/m32r/mv.cgs index 6945695..6945695 100644 --- a/sim/testsuite/sim/m32r/mv.cgs +++ b/sim/testsuite/m32r/mv.cgs diff --git a/sim/testsuite/sim/m32r/mvfachi.cgs b/sim/testsuite/m32r/mvfachi.cgs index 0222e1b..0222e1b 100644 --- a/sim/testsuite/sim/m32r/mvfachi.cgs +++ b/sim/testsuite/m32r/mvfachi.cgs diff --git a/sim/testsuite/sim/m32r/mvfaclo.cgs b/sim/testsuite/m32r/mvfaclo.cgs index 0a88d84..0a88d84 100644 --- a/sim/testsuite/sim/m32r/mvfaclo.cgs +++ b/sim/testsuite/m32r/mvfaclo.cgs diff --git a/sim/testsuite/sim/m32r/mvfacmi.cgs b/sim/testsuite/m32r/mvfacmi.cgs index 580bcae..580bcae 100644 --- a/sim/testsuite/sim/m32r/mvfacmi.cgs +++ b/sim/testsuite/m32r/mvfacmi.cgs diff --git a/sim/testsuite/sim/m32r/mvfc.cgs b/sim/testsuite/m32r/mvfc.cgs index ca2470e..ca2470e 100644 --- a/sim/testsuite/sim/m32r/mvfc.cgs +++ b/sim/testsuite/m32r/mvfc.cgs diff --git a/sim/testsuite/sim/m32r/mvtachi.cgs b/sim/testsuite/m32r/mvtachi.cgs index 6d59616..6d59616 100644 --- a/sim/testsuite/sim/m32r/mvtachi.cgs +++ b/sim/testsuite/m32r/mvtachi.cgs diff --git a/sim/testsuite/sim/m32r/mvtaclo.cgs b/sim/testsuite/m32r/mvtaclo.cgs index baafd83..baafd83 100644 --- a/sim/testsuite/sim/m32r/mvtaclo.cgs +++ b/sim/testsuite/m32r/mvtaclo.cgs diff --git a/sim/testsuite/sim/m32r/mvtc.cgs b/sim/testsuite/m32r/mvtc.cgs index 94780df..94780df 100644 --- a/sim/testsuite/sim/m32r/mvtc.cgs +++ b/sim/testsuite/m32r/mvtc.cgs diff --git a/sim/testsuite/sim/m32r/neg.cgs b/sim/testsuite/m32r/neg.cgs index 6051efa..6051efa 100644 --- a/sim/testsuite/sim/m32r/neg.cgs +++ b/sim/testsuite/m32r/neg.cgs diff --git a/sim/testsuite/sim/m32r/nop.cgs b/sim/testsuite/m32r/nop.cgs index e06d656..e06d656 100644 --- a/sim/testsuite/sim/m32r/nop.cgs +++ b/sim/testsuite/m32r/nop.cgs diff --git a/sim/testsuite/sim/m32r/not.cgs b/sim/testsuite/m32r/not.cgs index e6ceb64..e6ceb64 100644 --- a/sim/testsuite/sim/m32r/not.cgs +++ b/sim/testsuite/m32r/not.cgs diff --git a/sim/testsuite/sim/m32r/or.cgs b/sim/testsuite/m32r/or.cgs index 1b08bd0..1b08bd0 100644 --- a/sim/testsuite/sim/m32r/or.cgs +++ b/sim/testsuite/m32r/or.cgs diff --git a/sim/testsuite/sim/m32r/or3.cgs b/sim/testsuite/m32r/or3.cgs index dc76ada..dc76ada 100644 --- a/sim/testsuite/sim/m32r/or3.cgs +++ b/sim/testsuite/m32r/or3.cgs diff --git a/sim/testsuite/sim/m32r/rac.cgs b/sim/testsuite/m32r/rac.cgs index 35b9ae3..35b9ae3 100644 --- a/sim/testsuite/sim/m32r/rac.cgs +++ b/sim/testsuite/m32r/rac.cgs diff --git a/sim/testsuite/sim/m32r/rach.cgs b/sim/testsuite/m32r/rach.cgs index c224698..c224698 100644 --- a/sim/testsuite/sim/m32r/rach.cgs +++ b/sim/testsuite/m32r/rach.cgs diff --git a/sim/testsuite/sim/m32r/rem.cgs b/sim/testsuite/m32r/rem.cgs index 78c11cb..78c11cb 100644 --- a/sim/testsuite/sim/m32r/rem.cgs +++ b/sim/testsuite/m32r/rem.cgs diff --git a/sim/testsuite/sim/m32r/remu.cgs b/sim/testsuite/m32r/remu.cgs index 3633630..3633630 100644 --- a/sim/testsuite/sim/m32r/remu.cgs +++ b/sim/testsuite/m32r/remu.cgs diff --git a/sim/testsuite/sim/m32r/rte.cgs b/sim/testsuite/m32r/rte.cgs index b389fe1..b389fe1 100644 --- a/sim/testsuite/sim/m32r/rte.cgs +++ b/sim/testsuite/m32r/rte.cgs diff --git a/sim/testsuite/sim/m32r/seth.cgs b/sim/testsuite/m32r/seth.cgs index aec3230..aec3230 100644 --- a/sim/testsuite/sim/m32r/seth.cgs +++ b/sim/testsuite/m32r/seth.cgs diff --git a/sim/testsuite/sim/m32r/sll.cgs b/sim/testsuite/m32r/sll.cgs index fa3cfed..fa3cfed 100644 --- a/sim/testsuite/sim/m32r/sll.cgs +++ b/sim/testsuite/m32r/sll.cgs diff --git a/sim/testsuite/sim/m32r/sll3.cgs b/sim/testsuite/m32r/sll3.cgs index ddd360c..ddd360c 100644 --- a/sim/testsuite/sim/m32r/sll3.cgs +++ b/sim/testsuite/m32r/sll3.cgs diff --git a/sim/testsuite/sim/m32r/slli.cgs b/sim/testsuite/m32r/slli.cgs index eab77da..eab77da 100644 --- a/sim/testsuite/sim/m32r/slli.cgs +++ b/sim/testsuite/m32r/slli.cgs diff --git a/sim/testsuite/sim/m32r/sra.cgs b/sim/testsuite/m32r/sra.cgs index 11671ed..11671ed 100644 --- a/sim/testsuite/sim/m32r/sra.cgs +++ b/sim/testsuite/m32r/sra.cgs diff --git a/sim/testsuite/sim/m32r/sra3.cgs b/sim/testsuite/m32r/sra3.cgs index 0dd387a..0dd387a 100644 --- a/sim/testsuite/sim/m32r/sra3.cgs +++ b/sim/testsuite/m32r/sra3.cgs diff --git a/sim/testsuite/sim/m32r/srai.cgs b/sim/testsuite/m32r/srai.cgs index 2a15694..2a15694 100644 --- a/sim/testsuite/sim/m32r/srai.cgs +++ b/sim/testsuite/m32r/srai.cgs diff --git a/sim/testsuite/sim/m32r/srl.cgs b/sim/testsuite/m32r/srl.cgs index 8838c2f..8838c2f 100644 --- a/sim/testsuite/sim/m32r/srl.cgs +++ b/sim/testsuite/m32r/srl.cgs diff --git a/sim/testsuite/sim/m32r/srl3.cgs b/sim/testsuite/m32r/srl3.cgs index a1dc484..a1dc484 100644 --- a/sim/testsuite/sim/m32r/srl3.cgs +++ b/sim/testsuite/m32r/srl3.cgs diff --git a/sim/testsuite/sim/m32r/srli.cgs b/sim/testsuite/m32r/srli.cgs index f358a76..f358a76 100644 --- a/sim/testsuite/sim/m32r/srli.cgs +++ b/sim/testsuite/m32r/srli.cgs diff --git a/sim/testsuite/sim/m32r/st-d.cgs b/sim/testsuite/m32r/st-d.cgs index e2668a0..e2668a0 100644 --- a/sim/testsuite/sim/m32r/st-d.cgs +++ b/sim/testsuite/m32r/st-d.cgs diff --git a/sim/testsuite/sim/m32r/st-minus.cgs b/sim/testsuite/m32r/st-minus.cgs index fc90351..fc90351 100644 --- a/sim/testsuite/sim/m32r/st-minus.cgs +++ b/sim/testsuite/m32r/st-minus.cgs diff --git a/sim/testsuite/sim/m32r/st-plus.cgs b/sim/testsuite/m32r/st-plus.cgs index 7bb4dd1..7bb4dd1 100644 --- a/sim/testsuite/sim/m32r/st-plus.cgs +++ b/sim/testsuite/m32r/st-plus.cgs diff --git a/sim/testsuite/sim/m32r/st.cgs b/sim/testsuite/m32r/st.cgs index 9588b8c..9588b8c 100644 --- a/sim/testsuite/sim/m32r/st.cgs +++ b/sim/testsuite/m32r/st.cgs diff --git a/sim/testsuite/sim/m32r/stb-d.cgs b/sim/testsuite/m32r/stb-d.cgs index 37c2d73..37c2d73 100644 --- a/sim/testsuite/sim/m32r/stb-d.cgs +++ b/sim/testsuite/m32r/stb-d.cgs diff --git a/sim/testsuite/sim/m32r/stb.cgs b/sim/testsuite/m32r/stb.cgs index 0128316..0128316 100644 --- a/sim/testsuite/sim/m32r/stb.cgs +++ b/sim/testsuite/m32r/stb.cgs diff --git a/sim/testsuite/sim/m32r/sth-d.cgs b/sim/testsuite/m32r/sth-d.cgs index 11aaa6d..11aaa6d 100644 --- a/sim/testsuite/sim/m32r/sth-d.cgs +++ b/sim/testsuite/m32r/sth-d.cgs diff --git a/sim/testsuite/sim/m32r/sth.cgs b/sim/testsuite/m32r/sth.cgs index 1a10fde..1a10fde 100644 --- a/sim/testsuite/sim/m32r/sth.cgs +++ b/sim/testsuite/m32r/sth.cgs diff --git a/sim/testsuite/sim/m32r/sub.cgs b/sim/testsuite/m32r/sub.cgs index 4d676e5..4d676e5 100644 --- a/sim/testsuite/sim/m32r/sub.cgs +++ b/sim/testsuite/m32r/sub.cgs diff --git a/sim/testsuite/sim/m32r/subv.cgs b/sim/testsuite/m32r/subv.cgs index 9474766..9474766 100644 --- a/sim/testsuite/sim/m32r/subv.cgs +++ b/sim/testsuite/m32r/subv.cgs diff --git a/sim/testsuite/sim/m32r/subx.cgs b/sim/testsuite/m32r/subx.cgs index e890fcf..e890fcf 100644 --- a/sim/testsuite/sim/m32r/subx.cgs +++ b/sim/testsuite/m32r/subx.cgs diff --git a/sim/testsuite/sim/m32r/testutils.inc b/sim/testsuite/m32r/testutils.inc index 1d8822a..1d8822a 100644 --- a/sim/testsuite/sim/m32r/testutils.inc +++ b/sim/testsuite/m32r/testutils.inc diff --git a/sim/testsuite/sim/m32r/trap.cgs b/sim/testsuite/m32r/trap.cgs index 59e136a..59e136a 100644 --- a/sim/testsuite/sim/m32r/trap.cgs +++ b/sim/testsuite/m32r/trap.cgs diff --git a/sim/testsuite/sim/m32r/unlock.cgs b/sim/testsuite/m32r/unlock.cgs index 1a51b7a..1a51b7a 100644 --- a/sim/testsuite/sim/m32r/unlock.cgs +++ b/sim/testsuite/m32r/unlock.cgs diff --git a/sim/testsuite/sim/m32r/uread16.ms b/sim/testsuite/m32r/uread16.ms index 550e99a..550e99a 100644 --- a/sim/testsuite/sim/m32r/uread16.ms +++ b/sim/testsuite/m32r/uread16.ms diff --git a/sim/testsuite/sim/m32r/uread32.ms b/sim/testsuite/m32r/uread32.ms index 935c716..935c716 100644 --- a/sim/testsuite/sim/m32r/uread32.ms +++ b/sim/testsuite/m32r/uread32.ms diff --git a/sim/testsuite/sim/m32r/uwrite16.ms b/sim/testsuite/m32r/uwrite16.ms index 11bfd6e..11bfd6e 100644 --- a/sim/testsuite/sim/m32r/uwrite16.ms +++ b/sim/testsuite/m32r/uwrite16.ms diff --git a/sim/testsuite/sim/m32r/uwrite32.ms b/sim/testsuite/m32r/uwrite32.ms index 495a123..495a123 100644 --- a/sim/testsuite/sim/m32r/uwrite32.ms +++ b/sim/testsuite/m32r/uwrite32.ms diff --git a/sim/testsuite/sim/m32r/xor.cgs b/sim/testsuite/m32r/xor.cgs index 254da79..254da79 100644 --- a/sim/testsuite/sim/m32r/xor.cgs +++ b/sim/testsuite/m32r/xor.cgs diff --git a/sim/testsuite/sim/m32r/xor3.cgs b/sim/testsuite/m32r/xor3.cgs index eee7269..eee7269 100644 --- a/sim/testsuite/sim/m32r/xor3.cgs +++ b/sim/testsuite/m32r/xor3.cgs diff --git a/sim/testsuite/sim/m68hc11/ChangeLog b/sim/testsuite/m68hc11/ChangeLog index d3f8b9d..d3f8b9d 100644 --- a/sim/testsuite/sim/m68hc11/ChangeLog +++ b/sim/testsuite/m68hc11/ChangeLog diff --git a/sim/testsuite/sim/m68hc11/allinsn.exp b/sim/testsuite/m68hc11/allinsn.exp index db0cbd5..db0cbd5 100644 --- a/sim/testsuite/sim/m68hc11/allinsn.exp +++ b/sim/testsuite/m68hc11/allinsn.exp diff --git a/sim/testsuite/sim/m68hc11/pass.s b/sim/testsuite/m68hc11/pass.s index 302a7fb..302a7fb 100644 --- a/sim/testsuite/sim/m68hc11/pass.s +++ b/sim/testsuite/m68hc11/pass.s diff --git a/sim/testsuite/sim/m68hc11/testutils.inc b/sim/testsuite/m68hc11/testutils.inc index 3d30de2..3d30de2 100644 --- a/sim/testsuite/sim/m68hc11/testutils.inc +++ b/sim/testsuite/m68hc11/testutils.inc diff --git a/sim/testsuite/sim/mcore/ChangeLog b/sim/testsuite/mcore/ChangeLog index b0e7908..b0e7908 100644 --- a/sim/testsuite/sim/mcore/ChangeLog +++ b/sim/testsuite/mcore/ChangeLog diff --git a/sim/testsuite/sim/mcore/allinsn.exp b/sim/testsuite/mcore/allinsn.exp index 5921cfc..5921cfc 100644 --- a/sim/testsuite/sim/mcore/allinsn.exp +++ b/sim/testsuite/mcore/allinsn.exp diff --git a/sim/testsuite/sim/mcore/fail.s b/sim/testsuite/mcore/fail.s index 10e3b23..10e3b23 100644 --- a/sim/testsuite/sim/mcore/fail.s +++ b/sim/testsuite/mcore/fail.s diff --git a/sim/testsuite/sim/mcore/pass.s b/sim/testsuite/mcore/pass.s index 92fada0..92fada0 100644 --- a/sim/testsuite/sim/mcore/pass.s +++ b/sim/testsuite/mcore/pass.s diff --git a/sim/testsuite/sim/mcore/testutils.inc b/sim/testsuite/mcore/testutils.inc index f5be06d..f5be06d 100644 --- a/sim/testsuite/sim/mcore/testutils.inc +++ b/sim/testsuite/mcore/testutils.inc diff --git a/sim/testsuite/sim/microblaze/ChangeLog b/sim/testsuite/microblaze/ChangeLog index 2aa1f2c..2aa1f2c 100644 --- a/sim/testsuite/sim/microblaze/ChangeLog +++ b/sim/testsuite/microblaze/ChangeLog diff --git a/sim/testsuite/sim/microblaze/allinsn.exp b/sim/testsuite/microblaze/allinsn.exp index f756914..f756914 100644 --- a/sim/testsuite/sim/microblaze/allinsn.exp +++ b/sim/testsuite/microblaze/allinsn.exp diff --git a/sim/testsuite/sim/microblaze/pass.s b/sim/testsuite/microblaze/pass.s index 93ed924..93ed924 100644 --- a/sim/testsuite/sim/microblaze/pass.s +++ b/sim/testsuite/microblaze/pass.s diff --git a/sim/testsuite/sim/microblaze/testutils.inc b/sim/testsuite/microblaze/testutils.inc index 158a3c5..158a3c5 100644 --- a/sim/testsuite/sim/microblaze/testutils.inc +++ b/sim/testsuite/microblaze/testutils.inc diff --git a/sim/testsuite/sim/mips/ChangeLog b/sim/testsuite/mips/ChangeLog index ea95441..ea95441 100644 --- a/sim/testsuite/sim/mips/ChangeLog +++ b/sim/testsuite/mips/ChangeLog diff --git a/sim/testsuite/sim/mips/basic.exp b/sim/testsuite/mips/basic.exp index f810741..f810741 100644 --- a/sim/testsuite/sim/mips/basic.exp +++ b/sim/testsuite/mips/basic.exp diff --git a/sim/testsuite/sim/mips/fpu64-ps-sb1.s b/sim/testsuite/mips/fpu64-ps-sb1.s index a39d079..a39d079 100644 --- a/sim/testsuite/sim/mips/fpu64-ps-sb1.s +++ b/sim/testsuite/mips/fpu64-ps-sb1.s diff --git a/sim/testsuite/sim/mips/fpu64-ps.s b/sim/testsuite/mips/fpu64-ps.s index ad493b8..ad493b8 100644 --- a/sim/testsuite/sim/mips/fpu64-ps.s +++ b/sim/testsuite/mips/fpu64-ps.s diff --git a/sim/testsuite/sim/mips/hilo-hazard-1.s b/sim/testsuite/mips/hilo-hazard-1.s index f20c939..f20c939 100644 --- a/sim/testsuite/sim/mips/hilo-hazard-1.s +++ b/sim/testsuite/mips/hilo-hazard-1.s diff --git a/sim/testsuite/sim/mips/hilo-hazard-2.s b/sim/testsuite/mips/hilo-hazard-2.s index 07b84d2..07b84d2 100644 --- a/sim/testsuite/sim/mips/hilo-hazard-2.s +++ b/sim/testsuite/mips/hilo-hazard-2.s diff --git a/sim/testsuite/sim/mips/hilo-hazard-3.s b/sim/testsuite/mips/hilo-hazard-3.s index 1a0949d..1a0949d 100644 --- a/sim/testsuite/sim/mips/hilo-hazard-3.s +++ b/sim/testsuite/mips/hilo-hazard-3.s diff --git a/sim/testsuite/sim/mips/hilo-hazard-4.s b/sim/testsuite/mips/hilo-hazard-4.s index fc010f8..fc010f8 100644 --- a/sim/testsuite/sim/mips/hilo-hazard-4.s +++ b/sim/testsuite/mips/hilo-hazard-4.s diff --git a/sim/testsuite/sim/mips/mdmx-ob-sb1.s b/sim/testsuite/mips/mdmx-ob-sb1.s index c8409fc..c8409fc 100644 --- a/sim/testsuite/sim/mips/mdmx-ob-sb1.s +++ b/sim/testsuite/mips/mdmx-ob-sb1.s diff --git a/sim/testsuite/sim/mips/mdmx-ob.s b/sim/testsuite/mips/mdmx-ob.s index 23759ae..23759ae 100644 --- a/sim/testsuite/sim/mips/mdmx-ob.s +++ b/sim/testsuite/mips/mdmx-ob.s diff --git a/sim/testsuite/sim/mips/mips32-dsp.s b/sim/testsuite/mips/mips32-dsp.s index ade6bcf..ade6bcf 100644 --- a/sim/testsuite/sim/mips/mips32-dsp.s +++ b/sim/testsuite/mips/mips32-dsp.s diff --git a/sim/testsuite/sim/mips/mips32-dsp2.s b/sim/testsuite/mips/mips32-dsp2.s index 8c8384e..8c8384e 100644 --- a/sim/testsuite/sim/mips/mips32-dsp2.s +++ b/sim/testsuite/mips/mips32-dsp2.s diff --git a/sim/testsuite/sim/mips/sanity.s b/sim/testsuite/mips/sanity.s index 74551ed..74551ed 100644 --- a/sim/testsuite/sim/mips/sanity.s +++ b/sim/testsuite/mips/sanity.s diff --git a/sim/testsuite/sim/mips/testutils.inc b/sim/testsuite/mips/testutils.inc index a0fcd0a..a0fcd0a 100644 --- a/sim/testsuite/sim/mips/testutils.inc +++ b/sim/testsuite/mips/testutils.inc diff --git a/sim/testsuite/sim/mips/utils-dsp.inc b/sim/testsuite/mips/utils-dsp.inc index 936f691..936f691 100644 --- a/sim/testsuite/sim/mips/utils-dsp.inc +++ b/sim/testsuite/mips/utils-dsp.inc diff --git a/sim/testsuite/sim/mips/utils-fpu.inc b/sim/testsuite/mips/utils-fpu.inc index 1cba87a..1cba87a 100644 --- a/sim/testsuite/sim/mips/utils-fpu.inc +++ b/sim/testsuite/mips/utils-fpu.inc diff --git a/sim/testsuite/sim/mips/utils-mdmx.inc b/sim/testsuite/mips/utils-mdmx.inc index 62634ef..62634ef 100644 --- a/sim/testsuite/sim/mips/utils-mdmx.inc +++ b/sim/testsuite/mips/utils-mdmx.inc diff --git a/sim/testsuite/sim/mn10300/ChangeLog b/sim/testsuite/mn10300/ChangeLog index d3f8b9d..d3f8b9d 100644 --- a/sim/testsuite/sim/mn10300/ChangeLog +++ b/sim/testsuite/mn10300/ChangeLog diff --git a/sim/testsuite/sim/mn10300/allinsn.exp b/sim/testsuite/mn10300/allinsn.exp index f8431e7..f8431e7 100644 --- a/sim/testsuite/sim/mn10300/allinsn.exp +++ b/sim/testsuite/mn10300/allinsn.exp diff --git a/sim/testsuite/sim/mn10300/pass.s b/sim/testsuite/mn10300/pass.s index b48fa4c..b48fa4c 100644 --- a/sim/testsuite/sim/mn10300/pass.s +++ b/sim/testsuite/mn10300/pass.s diff --git a/sim/testsuite/sim/mn10300/testutils.inc b/sim/testsuite/mn10300/testutils.inc index 6418817..6418817 100644 --- a/sim/testsuite/sim/mn10300/testutils.inc +++ b/sim/testsuite/mn10300/testutils.inc diff --git a/sim/testsuite/sim/moxie/ChangeLog b/sim/testsuite/moxie/ChangeLog index d3f8b9d..d3f8b9d 100644 --- a/sim/testsuite/sim/moxie/ChangeLog +++ b/sim/testsuite/moxie/ChangeLog diff --git a/sim/testsuite/sim/moxie/allinsn.exp b/sim/testsuite/moxie/allinsn.exp index 1a6af8b..1a6af8b 100644 --- a/sim/testsuite/sim/moxie/allinsn.exp +++ b/sim/testsuite/moxie/allinsn.exp diff --git a/sim/testsuite/sim/moxie/pass.s b/sim/testsuite/moxie/pass.s index 4d8e385..4d8e385 100644 --- a/sim/testsuite/sim/moxie/pass.s +++ b/sim/testsuite/moxie/pass.s diff --git a/sim/testsuite/sim/moxie/testutils.inc b/sim/testsuite/moxie/testutils.inc index dbdcf7c..dbdcf7c 100644 --- a/sim/testsuite/sim/moxie/testutils.inc +++ b/sim/testsuite/moxie/testutils.inc diff --git a/sim/testsuite/sim/msp430/ChangeLog b/sim/testsuite/msp430/ChangeLog index cd6b195..cd6b195 100644 --- a/sim/testsuite/sim/msp430/ChangeLog +++ b/sim/testsuite/msp430/ChangeLog diff --git a/sim/testsuite/sim/msp430/add.s b/sim/testsuite/msp430/add.s index 76247ed..76247ed 100644 --- a/sim/testsuite/sim/msp430/add.s +++ b/sim/testsuite/msp430/add.s diff --git a/sim/testsuite/sim/msp430/allinsn.exp b/sim/testsuite/msp430/allinsn.exp index affa8ae..affa8ae 100644 --- a/sim/testsuite/sim/msp430/allinsn.exp +++ b/sim/testsuite/msp430/allinsn.exp diff --git a/sim/testsuite/sim/msp430/mpyull_hwmult.s b/sim/testsuite/msp430/mpyull_hwmult.s index 911fa11..911fa11 100644 --- a/sim/testsuite/sim/msp430/mpyull_hwmult.s +++ b/sim/testsuite/msp430/mpyull_hwmult.s diff --git a/sim/testsuite/sim/msp430/rrux.s b/sim/testsuite/msp430/rrux.s index 07fc8d5..07fc8d5 100644 --- a/sim/testsuite/sim/msp430/rrux.s +++ b/sim/testsuite/msp430/rrux.s diff --git a/sim/testsuite/sim/msp430/testutils.inc b/sim/testsuite/msp430/testutils.inc index 1ddef23..1ddef23 100644 --- a/sim/testsuite/sim/msp430/testutils.inc +++ b/sim/testsuite/msp430/testutils.inc diff --git a/sim/testsuite/sim/or1k/ChangeLog b/sim/testsuite/or1k/ChangeLog index f562380..f562380 100644 --- a/sim/testsuite/sim/or1k/ChangeLog +++ b/sim/testsuite/or1k/ChangeLog diff --git a/sim/testsuite/sim/or1k/add.S b/sim/testsuite/or1k/add.S index 2cff73d..2cff73d 100644 --- a/sim/testsuite/sim/or1k/add.S +++ b/sim/testsuite/or1k/add.S diff --git a/sim/testsuite/sim/or1k/adrp.S b/sim/testsuite/or1k/adrp.S index c0883b6..c0883b6 100644 --- a/sim/testsuite/sim/or1k/adrp.S +++ b/sim/testsuite/or1k/adrp.S diff --git a/sim/testsuite/sim/or1k/alltests.exp b/sim/testsuite/or1k/alltests.exp index dd08fbc..dd08fbc 100644 --- a/sim/testsuite/sim/or1k/alltests.exp +++ b/sim/testsuite/or1k/alltests.exp diff --git a/sim/testsuite/sim/or1k/and.S b/sim/testsuite/or1k/and.S index 8003d38..8003d38 100644 --- a/sim/testsuite/sim/or1k/and.S +++ b/sim/testsuite/or1k/and.S diff --git a/sim/testsuite/sim/or1k/basic.S b/sim/testsuite/or1k/basic.S index 02faebb..02faebb 100644 --- a/sim/testsuite/sim/or1k/basic.S +++ b/sim/testsuite/or1k/basic.S diff --git a/sim/testsuite/sim/or1k/div.S b/sim/testsuite/or1k/div.S index dc73d73..dc73d73 100644 --- a/sim/testsuite/sim/or1k/div.S +++ b/sim/testsuite/or1k/div.S diff --git a/sim/testsuite/sim/or1k/ext.S b/sim/testsuite/or1k/ext.S index e7e68f0..e7e68f0 100644 --- a/sim/testsuite/sim/or1k/ext.S +++ b/sim/testsuite/or1k/ext.S diff --git a/sim/testsuite/sim/or1k/find.S b/sim/testsuite/or1k/find.S index 7713c17..7713c17 100644 --- a/sim/testsuite/sim/or1k/find.S +++ b/sim/testsuite/or1k/find.S diff --git a/sim/testsuite/sim/or1k/flag.S b/sim/testsuite/or1k/flag.S index b614c1a..b614c1a 100644 --- a/sim/testsuite/sim/or1k/flag.S +++ b/sim/testsuite/or1k/flag.S diff --git a/sim/testsuite/sim/or1k/fpu-unordered.S b/sim/testsuite/or1k/fpu-unordered.S index a4e6556..a4e6556 100644 --- a/sim/testsuite/sim/or1k/fpu-unordered.S +++ b/sim/testsuite/or1k/fpu-unordered.S diff --git a/sim/testsuite/sim/or1k/fpu.S b/sim/testsuite/or1k/fpu.S index 9a164b1..9a164b1 100644 --- a/sim/testsuite/sim/or1k/fpu.S +++ b/sim/testsuite/or1k/fpu.S diff --git a/sim/testsuite/sim/or1k/fpu64a32-unordered.S b/sim/testsuite/or1k/fpu64a32-unordered.S index 1966916..1966916 100644 --- a/sim/testsuite/sim/or1k/fpu64a32-unordered.S +++ b/sim/testsuite/or1k/fpu64a32-unordered.S diff --git a/sim/testsuite/sim/or1k/fpu64a32.S b/sim/testsuite/or1k/fpu64a32.S index 319af48..319af48 100644 --- a/sim/testsuite/sim/or1k/fpu64a32.S +++ b/sim/testsuite/or1k/fpu64a32.S diff --git a/sim/testsuite/sim/or1k/jump.S b/sim/testsuite/or1k/jump.S index 8181886..8181886 100644 --- a/sim/testsuite/sim/or1k/jump.S +++ b/sim/testsuite/or1k/jump.S diff --git a/sim/testsuite/sim/or1k/load.S b/sim/testsuite/or1k/load.S index 3644a87..3644a87 100644 --- a/sim/testsuite/sim/or1k/load.S +++ b/sim/testsuite/or1k/load.S diff --git a/sim/testsuite/sim/or1k/mac.S b/sim/testsuite/or1k/mac.S index c57a78f..c57a78f 100644 --- a/sim/testsuite/sim/or1k/mac.S +++ b/sim/testsuite/or1k/mac.S diff --git a/sim/testsuite/sim/or1k/mfspr.S b/sim/testsuite/or1k/mfspr.S index 1aa74e1..1aa74e1 100644 --- a/sim/testsuite/sim/or1k/mfspr.S +++ b/sim/testsuite/or1k/mfspr.S diff --git a/sim/testsuite/sim/or1k/mul.S b/sim/testsuite/or1k/mul.S index e126be8..e126be8 100644 --- a/sim/testsuite/sim/or1k/mul.S +++ b/sim/testsuite/or1k/mul.S diff --git a/sim/testsuite/sim/or1k/or.S b/sim/testsuite/or1k/or.S index b20bec8..b20bec8 100644 --- a/sim/testsuite/sim/or1k/or.S +++ b/sim/testsuite/or1k/or.S diff --git a/sim/testsuite/sim/or1k/or1k-asm-test-env.h b/sim/testsuite/or1k/or1k-asm-test-env.h index bbaeeeb..bbaeeeb 100644 --- a/sim/testsuite/sim/or1k/or1k-asm-test-env.h +++ b/sim/testsuite/or1k/or1k-asm-test-env.h diff --git a/sim/testsuite/sim/or1k/or1k-asm-test-helpers.h b/sim/testsuite/or1k/or1k-asm-test-helpers.h index 699479c..699479c 100644 --- a/sim/testsuite/sim/or1k/or1k-asm-test-helpers.h +++ b/sim/testsuite/or1k/or1k-asm-test-helpers.h diff --git a/sim/testsuite/sim/or1k/or1k-asm-test.h b/sim/testsuite/or1k/or1k-asm-test.h index 3525673..3525673 100644 --- a/sim/testsuite/sim/or1k/or1k-asm-test.h +++ b/sim/testsuite/or1k/or1k-asm-test.h diff --git a/sim/testsuite/sim/or1k/or1k-asm.h b/sim/testsuite/or1k/or1k-asm.h index 37f4461..37f4461 100644 --- a/sim/testsuite/sim/or1k/or1k-asm.h +++ b/sim/testsuite/or1k/or1k-asm.h diff --git a/sim/testsuite/sim/or1k/or1k-test.ld b/sim/testsuite/or1k/or1k-test.ld index fe6fd73..fe6fd73 100644 --- a/sim/testsuite/sim/or1k/or1k-test.ld +++ b/sim/testsuite/or1k/or1k-test.ld diff --git a/sim/testsuite/sim/or1k/ror.S b/sim/testsuite/or1k/ror.S index ce47c12..ce47c12 100644 --- a/sim/testsuite/sim/or1k/ror.S +++ b/sim/testsuite/or1k/ror.S diff --git a/sim/testsuite/sim/or1k/shift.S b/sim/testsuite/or1k/shift.S index a98da29..a98da29 100644 --- a/sim/testsuite/sim/or1k/shift.S +++ b/sim/testsuite/or1k/shift.S diff --git a/sim/testsuite/sim/or1k/spr-defs.h b/sim/testsuite/or1k/spr-defs.h index f0ec5e7..f0ec5e7 100644 --- a/sim/testsuite/sim/or1k/spr-defs.h +++ b/sim/testsuite/or1k/spr-defs.h diff --git a/sim/testsuite/sim/or1k/sub.S b/sim/testsuite/or1k/sub.S index 3886145..3886145 100644 --- a/sim/testsuite/sim/or1k/sub.S +++ b/sim/testsuite/or1k/sub.S diff --git a/sim/testsuite/sim/or1k/xor.S b/sim/testsuite/or1k/xor.S index 2dc0ad8..2dc0ad8 100644 --- a/sim/testsuite/sim/or1k/xor.S +++ b/sim/testsuite/or1k/xor.S diff --git a/sim/testsuite/sim/pru/ChangeLog b/sim/testsuite/pru/ChangeLog index 3d862d1..3d862d1 100644 --- a/sim/testsuite/sim/pru/ChangeLog +++ b/sim/testsuite/pru/ChangeLog diff --git a/sim/testsuite/sim/pru/add.s b/sim/testsuite/pru/add.s index 89e6f13..89e6f13 100644 --- a/sim/testsuite/sim/pru/add.s +++ b/sim/testsuite/pru/add.s diff --git a/sim/testsuite/sim/pru/allinsn.exp b/sim/testsuite/pru/allinsn.exp index d147f73..d147f73 100644 --- a/sim/testsuite/sim/pru/allinsn.exp +++ b/sim/testsuite/pru/allinsn.exp diff --git a/sim/testsuite/sim/pru/dmem-zero-pass.s b/sim/testsuite/pru/dmem-zero-pass.s index 7206d2f..7206d2f 100644 --- a/sim/testsuite/sim/pru/dmem-zero-pass.s +++ b/sim/testsuite/pru/dmem-zero-pass.s diff --git a/sim/testsuite/sim/pru/dmem-zero-trap.s b/sim/testsuite/pru/dmem-zero-trap.s index 58febb7..58febb7 100644 --- a/sim/testsuite/sim/pru/dmem-zero-trap.s +++ b/sim/testsuite/pru/dmem-zero-trap.s diff --git a/sim/testsuite/sim/pru/dram.s b/sim/testsuite/pru/dram.s index 5f35633..5f35633 100644 --- a/sim/testsuite/sim/pru/dram.s +++ b/sim/testsuite/pru/dram.s diff --git a/sim/testsuite/sim/pru/jmp.s b/sim/testsuite/pru/jmp.s index 9b2ec10..9b2ec10 100644 --- a/sim/testsuite/sim/pru/jmp.s +++ b/sim/testsuite/pru/jmp.s diff --git a/sim/testsuite/sim/pru/lmbd.s b/sim/testsuite/pru/lmbd.s index 36e3086..36e3086 100644 --- a/sim/testsuite/sim/pru/lmbd.s +++ b/sim/testsuite/pru/lmbd.s diff --git a/sim/testsuite/sim/pru/loop-imm.s b/sim/testsuite/pru/loop-imm.s index 4de04fa..4de04fa 100644 --- a/sim/testsuite/sim/pru/loop-imm.s +++ b/sim/testsuite/pru/loop-imm.s diff --git a/sim/testsuite/sim/pru/loop-reg.s b/sim/testsuite/pru/loop-reg.s index 3fe6654..3fe6654 100644 --- a/sim/testsuite/sim/pru/loop-reg.s +++ b/sim/testsuite/pru/loop-reg.s diff --git a/sim/testsuite/sim/pru/mul.s b/sim/testsuite/pru/mul.s index 7aacc41..7aacc41 100644 --- a/sim/testsuite/sim/pru/mul.s +++ b/sim/testsuite/pru/mul.s diff --git a/sim/testsuite/sim/pru/subreg.s b/sim/testsuite/pru/subreg.s index 372f700..372f700 100644 --- a/sim/testsuite/sim/pru/subreg.s +++ b/sim/testsuite/pru/subreg.s diff --git a/sim/testsuite/sim/pru/testutils.inc b/sim/testsuite/pru/testutils.inc index dfe63f3..dfe63f3 100644 --- a/sim/testsuite/sim/pru/testutils.inc +++ b/sim/testsuite/pru/testutils.inc diff --git a/sim/testsuite/sim/sh/ChangeLog b/sim/testsuite/sh/ChangeLog index e3852f9..e3852f9 100644 --- a/sim/testsuite/sim/sh/ChangeLog +++ b/sim/testsuite/sh/ChangeLog diff --git a/sim/testsuite/sim/sh/add.s b/sim/testsuite/sh/add.s index 9519251..9519251 100644 --- a/sim/testsuite/sim/sh/add.s +++ b/sim/testsuite/sh/add.s diff --git a/sim/testsuite/sim/sh/allinsn.exp b/sim/testsuite/sh/allinsn.exp index 40d1392..40d1392 100644 --- a/sim/testsuite/sim/sh/allinsn.exp +++ b/sim/testsuite/sh/allinsn.exp diff --git a/sim/testsuite/sim/sh/and.s b/sim/testsuite/sh/and.s index 0093447..0093447 100644 --- a/sim/testsuite/sim/sh/and.s +++ b/sim/testsuite/sh/and.s diff --git a/sim/testsuite/sim/sh/bandor.s b/sim/testsuite/sh/bandor.s index 9ada485..9ada485 100644 --- a/sim/testsuite/sim/sh/bandor.s +++ b/sim/testsuite/sh/bandor.s diff --git a/sim/testsuite/sim/sh/bandornot.s b/sim/testsuite/sh/bandornot.s index 1787d0d..1787d0d 100644 --- a/sim/testsuite/sim/sh/bandornot.s +++ b/sim/testsuite/sh/bandornot.s diff --git a/sim/testsuite/sim/sh/bclr.s b/sim/testsuite/sh/bclr.s index cbe1c7e..cbe1c7e 100644 --- a/sim/testsuite/sim/sh/bclr.s +++ b/sim/testsuite/sh/bclr.s diff --git a/sim/testsuite/sim/sh/bld.s b/sim/testsuite/sh/bld.s index 172718d..172718d 100644 --- a/sim/testsuite/sim/sh/bld.s +++ b/sim/testsuite/sh/bld.s diff --git a/sim/testsuite/sim/sh/bldnot.s b/sim/testsuite/sh/bldnot.s index eda87de..eda87de 100644 --- a/sim/testsuite/sim/sh/bldnot.s +++ b/sim/testsuite/sh/bldnot.s diff --git a/sim/testsuite/sim/sh/bset.s b/sim/testsuite/sh/bset.s index 13ae246..13ae246 100644 --- a/sim/testsuite/sim/sh/bset.s +++ b/sim/testsuite/sh/bset.s diff --git a/sim/testsuite/sim/sh/bst.s b/sim/testsuite/sh/bst.s index e8b6d65..e8b6d65 100644 --- a/sim/testsuite/sim/sh/bst.s +++ b/sim/testsuite/sh/bst.s diff --git a/sim/testsuite/sim/sh/bxor.s b/sim/testsuite/sh/bxor.s index abedd38..abedd38 100644 --- a/sim/testsuite/sim/sh/bxor.s +++ b/sim/testsuite/sh/bxor.s diff --git a/sim/testsuite/sim/sh/clip.s b/sim/testsuite/sh/clip.s index 12770c381..12770c381 100644 --- a/sim/testsuite/sim/sh/clip.s +++ b/sim/testsuite/sh/clip.s diff --git a/sim/testsuite/sim/sh/div.s b/sim/testsuite/sh/div.s index 8293c21..8293c21 100644 --- a/sim/testsuite/sim/sh/div.s +++ b/sim/testsuite/sh/div.s diff --git a/sim/testsuite/sim/sh/dmxy.s b/sim/testsuite/sh/dmxy.s index 0e96963..0e96963 100644 --- a/sim/testsuite/sim/sh/dmxy.s +++ b/sim/testsuite/sh/dmxy.s diff --git a/sim/testsuite/sim/sh/fabs.s b/sim/testsuite/sh/fabs.s index 1fb354e..1fb354e 100644 --- a/sim/testsuite/sim/sh/fabs.s +++ b/sim/testsuite/sh/fabs.s diff --git a/sim/testsuite/sim/sh/fadd.s b/sim/testsuite/sh/fadd.s index 72431f0..72431f0 100644 --- a/sim/testsuite/sim/sh/fadd.s +++ b/sim/testsuite/sh/fadd.s diff --git a/sim/testsuite/sim/sh/fail.s b/sim/testsuite/sh/fail.s index 0ffb0b2..0ffb0b2 100644 --- a/sim/testsuite/sim/sh/fail.s +++ b/sim/testsuite/sh/fail.s diff --git a/sim/testsuite/sim/sh/fcmpeq.s b/sim/testsuite/sh/fcmpeq.s index 9c0ef57..9c0ef57 100644 --- a/sim/testsuite/sim/sh/fcmpeq.s +++ b/sim/testsuite/sh/fcmpeq.s diff --git a/sim/testsuite/sim/sh/fcmpgt.s b/sim/testsuite/sh/fcmpgt.s index c6945ba..c6945ba 100644 --- a/sim/testsuite/sim/sh/fcmpgt.s +++ b/sim/testsuite/sh/fcmpgt.s diff --git a/sim/testsuite/sim/sh/fcnvds.s b/sim/testsuite/sh/fcnvds.s index cffcb49..cffcb49 100644 --- a/sim/testsuite/sim/sh/fcnvds.s +++ b/sim/testsuite/sh/fcnvds.s diff --git a/sim/testsuite/sim/sh/fcnvsd.s b/sim/testsuite/sh/fcnvsd.s index 6592540..6592540 100644 --- a/sim/testsuite/sim/sh/fcnvsd.s +++ b/sim/testsuite/sh/fcnvsd.s diff --git a/sim/testsuite/sim/sh/fdiv.s b/sim/testsuite/sh/fdiv.s index 629e774..629e774 100644 --- a/sim/testsuite/sim/sh/fdiv.s +++ b/sim/testsuite/sh/fdiv.s diff --git a/sim/testsuite/sim/sh/fipr.s b/sim/testsuite/sh/fipr.s index 6a949aa..6a949aa 100644 --- a/sim/testsuite/sim/sh/fipr.s +++ b/sim/testsuite/sh/fipr.s diff --git a/sim/testsuite/sim/sh/fldi0.s b/sim/testsuite/sh/fldi0.s index 1e20058..1e20058 100644 --- a/sim/testsuite/sim/sh/fldi0.s +++ b/sim/testsuite/sh/fldi0.s diff --git a/sim/testsuite/sim/sh/fldi1.s b/sim/testsuite/sh/fldi1.s index 1b7c170..1b7c170 100644 --- a/sim/testsuite/sim/sh/fldi1.s +++ b/sim/testsuite/sh/fldi1.s diff --git a/sim/testsuite/sim/sh/flds.s b/sim/testsuite/sh/flds.s index 086b4ed..086b4ed 100644 --- a/sim/testsuite/sim/sh/flds.s +++ b/sim/testsuite/sh/flds.s diff --git a/sim/testsuite/sim/sh/float.s b/sim/testsuite/sh/float.s index e5a3bc6..e5a3bc6 100644 --- a/sim/testsuite/sim/sh/float.s +++ b/sim/testsuite/sh/float.s diff --git a/sim/testsuite/sim/sh/fmac.s b/sim/testsuite/sh/fmac.s index eba1da5..eba1da5 100644 --- a/sim/testsuite/sim/sh/fmac.s +++ b/sim/testsuite/sh/fmac.s diff --git a/sim/testsuite/sim/sh/fmov.s b/sim/testsuite/sh/fmov.s index 29c51b5..29c51b5 100644 --- a/sim/testsuite/sim/sh/fmov.s +++ b/sim/testsuite/sh/fmov.s diff --git a/sim/testsuite/sim/sh/fmul.s b/sim/testsuite/sh/fmul.s index 81a2545..81a2545 100644 --- a/sim/testsuite/sim/sh/fmul.s +++ b/sim/testsuite/sh/fmul.s diff --git a/sim/testsuite/sim/sh/fneg.s b/sim/testsuite/sh/fneg.s index dd5fe5d..dd5fe5d 100644 --- a/sim/testsuite/sim/sh/fneg.s +++ b/sim/testsuite/sh/fneg.s diff --git a/sim/testsuite/sim/sh/fpchg.s b/sim/testsuite/sh/fpchg.s index 47ba03b..47ba03b 100644 --- a/sim/testsuite/sim/sh/fpchg.s +++ b/sim/testsuite/sh/fpchg.s diff --git a/sim/testsuite/sim/sh/frchg.s b/sim/testsuite/sh/frchg.s index c5dc099..c5dc099 100644 --- a/sim/testsuite/sim/sh/frchg.s +++ b/sim/testsuite/sh/frchg.s diff --git a/sim/testsuite/sim/sh/fsca.s b/sim/testsuite/sh/fsca.s index 90df6c9..90df6c9 100644 --- a/sim/testsuite/sim/sh/fsca.s +++ b/sim/testsuite/sh/fsca.s diff --git a/sim/testsuite/sim/sh/fschg.s b/sim/testsuite/sh/fschg.s index 7454787..7454787 100644 --- a/sim/testsuite/sim/sh/fschg.s +++ b/sim/testsuite/sh/fschg.s diff --git a/sim/testsuite/sim/sh/fsqrt.s b/sim/testsuite/sh/fsqrt.s index cb61bcf..cb61bcf 100644 --- a/sim/testsuite/sim/sh/fsqrt.s +++ b/sim/testsuite/sh/fsqrt.s diff --git a/sim/testsuite/sim/sh/fsrra.s b/sim/testsuite/sh/fsrra.s index fdd2235..fdd2235 100644 --- a/sim/testsuite/sim/sh/fsrra.s +++ b/sim/testsuite/sh/fsrra.s diff --git a/sim/testsuite/sim/sh/fsub.s b/sim/testsuite/sh/fsub.s index dfe9172..dfe9172 100644 --- a/sim/testsuite/sim/sh/fsub.s +++ b/sim/testsuite/sh/fsub.s diff --git a/sim/testsuite/sim/sh/ftrc.s b/sim/testsuite/sh/ftrc.s index 25e33be..25e33be 100644 --- a/sim/testsuite/sim/sh/ftrc.s +++ b/sim/testsuite/sh/ftrc.s diff --git a/sim/testsuite/sim/sh/ldrc.s b/sim/testsuite/sh/ldrc.s index 4441313..4441313 100644 --- a/sim/testsuite/sim/sh/ldrc.s +++ b/sim/testsuite/sh/ldrc.s diff --git a/sim/testsuite/sim/sh/loop.s b/sim/testsuite/sh/loop.s index 6040519..6040519 100644 --- a/sim/testsuite/sim/sh/loop.s +++ b/sim/testsuite/sh/loop.s diff --git a/sim/testsuite/sim/sh/macl.s b/sim/testsuite/sh/macl.s index 39b3b7d..39b3b7d 100644 --- a/sim/testsuite/sim/sh/macl.s +++ b/sim/testsuite/sh/macl.s diff --git a/sim/testsuite/sim/sh/macw.s b/sim/testsuite/sh/macw.s index 7e3ebc0..7e3ebc0 100644 --- a/sim/testsuite/sim/sh/macw.s +++ b/sim/testsuite/sh/macw.s diff --git a/sim/testsuite/sim/sh/mov.s b/sim/testsuite/sh/mov.s index 37fef51..37fef51 100644 --- a/sim/testsuite/sim/sh/mov.s +++ b/sim/testsuite/sh/mov.s diff --git a/sim/testsuite/sim/sh/movi.s b/sim/testsuite/sh/movi.s index e54f4f6..e54f4f6 100644 --- a/sim/testsuite/sim/sh/movi.s +++ b/sim/testsuite/sh/movi.s diff --git a/sim/testsuite/sim/sh/movli.s b/sim/testsuite/sh/movli.s index eacd103..eacd103 100644 --- a/sim/testsuite/sim/sh/movli.s +++ b/sim/testsuite/sh/movli.s diff --git a/sim/testsuite/sim/sh/movua.s b/sim/testsuite/sh/movua.s index fa12fe5..fa12fe5 100644 --- a/sim/testsuite/sim/sh/movua.s +++ b/sim/testsuite/sh/movua.s diff --git a/sim/testsuite/sim/sh/movxy.s b/sim/testsuite/sh/movxy.s index 7768ef9..7768ef9 100644 --- a/sim/testsuite/sim/sh/movxy.s +++ b/sim/testsuite/sh/movxy.s diff --git a/sim/testsuite/sim/sh/mulr.s b/sim/testsuite/sh/mulr.s index 1e755ab..1e755ab 100644 --- a/sim/testsuite/sim/sh/mulr.s +++ b/sim/testsuite/sh/mulr.s diff --git a/sim/testsuite/sim/sh/pabs.s b/sim/testsuite/sh/pabs.s index 6a9e4f2..6a9e4f2 100644 --- a/sim/testsuite/sim/sh/pabs.s +++ b/sim/testsuite/sh/pabs.s diff --git a/sim/testsuite/sim/sh/padd.s b/sim/testsuite/sh/padd.s index 072935d..072935d 100644 --- a/sim/testsuite/sim/sh/padd.s +++ b/sim/testsuite/sh/padd.s diff --git a/sim/testsuite/sim/sh/paddc.s b/sim/testsuite/sh/paddc.s index 0dd3b67..0dd3b67 100644 --- a/sim/testsuite/sim/sh/paddc.s +++ b/sim/testsuite/sh/paddc.s diff --git a/sim/testsuite/sim/sh/pand.s b/sim/testsuite/sh/pand.s index cddf058..cddf058 100644 --- a/sim/testsuite/sim/sh/pand.s +++ b/sim/testsuite/sh/pand.s diff --git a/sim/testsuite/sim/sh/pass.s b/sim/testsuite/sh/pass.s index cc3bbcc..cc3bbcc 100644 --- a/sim/testsuite/sim/sh/pass.s +++ b/sim/testsuite/sh/pass.s diff --git a/sim/testsuite/sim/sh/pclr.s b/sim/testsuite/sh/pclr.s index c396f83..c396f83 100644 --- a/sim/testsuite/sim/sh/pclr.s +++ b/sim/testsuite/sh/pclr.s diff --git a/sim/testsuite/sim/sh/pdec.s b/sim/testsuite/sh/pdec.s index fa4b6a5..fa4b6a5 100644 --- a/sim/testsuite/sim/sh/pdec.s +++ b/sim/testsuite/sh/pdec.s diff --git a/sim/testsuite/sim/sh/pdmsb.s b/sim/testsuite/sh/pdmsb.s index 0cb7829..0cb7829 100644 --- a/sim/testsuite/sim/sh/pdmsb.s +++ b/sim/testsuite/sh/pdmsb.s diff --git a/sim/testsuite/sim/sh/pinc.s b/sim/testsuite/sh/pinc.s index 0067bc0..0067bc0 100644 --- a/sim/testsuite/sim/sh/pinc.s +++ b/sim/testsuite/sh/pinc.s diff --git a/sim/testsuite/sim/sh/pmuls.s b/sim/testsuite/sh/pmuls.s index 4cff878..4cff878 100644 --- a/sim/testsuite/sim/sh/pmuls.s +++ b/sim/testsuite/sh/pmuls.s diff --git a/sim/testsuite/sim/sh/prnd.s b/sim/testsuite/sh/prnd.s index 897d5b9..897d5b9 100644 --- a/sim/testsuite/sim/sh/prnd.s +++ b/sim/testsuite/sh/prnd.s diff --git a/sim/testsuite/sim/sh/pshai.s b/sim/testsuite/sh/pshai.s index b2cdbbc..b2cdbbc 100644 --- a/sim/testsuite/sim/sh/pshai.s +++ b/sim/testsuite/sh/pshai.s diff --git a/sim/testsuite/sim/sh/pshar.s b/sim/testsuite/sh/pshar.s index 01c4b5f..01c4b5f 100644 --- a/sim/testsuite/sim/sh/pshar.s +++ b/sim/testsuite/sh/pshar.s diff --git a/sim/testsuite/sim/sh/pshli.s b/sim/testsuite/sh/pshli.s index a6616e8..a6616e8 100644 --- a/sim/testsuite/sim/sh/pshli.s +++ b/sim/testsuite/sh/pshli.s diff --git a/sim/testsuite/sim/sh/pshlr.s b/sim/testsuite/sh/pshlr.s index 36cb47f..36cb47f 100644 --- a/sim/testsuite/sim/sh/pshlr.s +++ b/sim/testsuite/sh/pshlr.s diff --git a/sim/testsuite/sim/sh/psub.s b/sim/testsuite/sh/psub.s index bcfd26e..bcfd26e 100644 --- a/sim/testsuite/sim/sh/psub.s +++ b/sim/testsuite/sh/psub.s diff --git a/sim/testsuite/sim/sh/pswap.s b/sim/testsuite/sh/pswap.s index 5bd6a59..5bd6a59 100644 --- a/sim/testsuite/sim/sh/pswap.s +++ b/sim/testsuite/sh/pswap.s diff --git a/sim/testsuite/sim/sh/pushpop.s b/sim/testsuite/sh/pushpop.s index 9ee5bfd..9ee5bfd 100644 --- a/sim/testsuite/sim/sh/pushpop.s +++ b/sim/testsuite/sh/pushpop.s diff --git a/sim/testsuite/sim/sh/resbank.s b/sim/testsuite/sh/resbank.s index 33801b8..33801b8 100644 --- a/sim/testsuite/sim/sh/resbank.s +++ b/sim/testsuite/sh/resbank.s diff --git a/sim/testsuite/sim/sh/sett.s b/sim/testsuite/sh/sett.s index fff2d2d..fff2d2d 100644 --- a/sim/testsuite/sim/sh/sett.s +++ b/sim/testsuite/sh/sett.s diff --git a/sim/testsuite/sim/sh/shll.s b/sim/testsuite/sh/shll.s index ec2ea12..ec2ea12 100644 --- a/sim/testsuite/sim/sh/shll.s +++ b/sim/testsuite/sh/shll.s diff --git a/sim/testsuite/sim/sh/shll16.s b/sim/testsuite/sh/shll16.s index 4574835..4574835 100644 --- a/sim/testsuite/sim/sh/shll16.s +++ b/sim/testsuite/sh/shll16.s diff --git a/sim/testsuite/sim/sh/shll2.s b/sim/testsuite/sh/shll2.s index 01a784c..01a784c 100644 --- a/sim/testsuite/sim/sh/shll2.s +++ b/sim/testsuite/sh/shll2.s diff --git a/sim/testsuite/sim/sh/shll8.s b/sim/testsuite/sh/shll8.s index 71e241d..71e241d 100644 --- a/sim/testsuite/sim/sh/shll8.s +++ b/sim/testsuite/sh/shll8.s diff --git a/sim/testsuite/sim/sh/shlr.s b/sim/testsuite/sh/shlr.s index 8755afb..8755afb 100644 --- a/sim/testsuite/sim/sh/shlr.s +++ b/sim/testsuite/sh/shlr.s diff --git a/sim/testsuite/sim/sh/shlr16.s b/sim/testsuite/sh/shlr16.s index 1161c66..1161c66 100644 --- a/sim/testsuite/sim/sh/shlr16.s +++ b/sim/testsuite/sh/shlr16.s diff --git a/sim/testsuite/sim/sh/shlr2.s b/sim/testsuite/sh/shlr2.s index ce554dd..ce554dd 100644 --- a/sim/testsuite/sim/sh/shlr2.s +++ b/sim/testsuite/sh/shlr2.s diff --git a/sim/testsuite/sim/sh/shlr8.s b/sim/testsuite/sh/shlr8.s index d609af1..d609af1 100644 --- a/sim/testsuite/sim/sh/shlr8.s +++ b/sim/testsuite/sh/shlr8.s diff --git a/sim/testsuite/sim/sh/swap.s b/sim/testsuite/sh/swap.s index 4dd6572..4dd6572 100644 --- a/sim/testsuite/sim/sh/swap.s +++ b/sim/testsuite/sh/swap.s diff --git a/sim/testsuite/sim/sh/testutils.inc b/sim/testsuite/sh/testutils.inc index c9644b4..c9644b4 100644 --- a/sim/testsuite/sim/sh/testutils.inc +++ b/sim/testsuite/sh/testutils.inc diff --git a/sim/testsuite/sim/v850/ChangeLog b/sim/testsuite/v850/ChangeLog index 2508dfd..2508dfd 100644 --- a/sim/testsuite/sim/v850/ChangeLog +++ b/sim/testsuite/v850/ChangeLog diff --git a/sim/testsuite/sim/v850/allinsns.exp b/sim/testsuite/v850/allinsns.exp index f60c3d6..f60c3d6 100644 --- a/sim/testsuite/sim/v850/allinsns.exp +++ b/sim/testsuite/v850/allinsns.exp diff --git a/sim/testsuite/sim/v850/bsh.cgs b/sim/testsuite/v850/bsh.cgs index e9d216e..e9d216e 100644 --- a/sim/testsuite/sim/v850/bsh.cgs +++ b/sim/testsuite/v850/bsh.cgs diff --git a/sim/testsuite/sim/v850/div.cgs b/sim/testsuite/v850/div.cgs index 16683f1..16683f1 100644 --- a/sim/testsuite/sim/v850/div.cgs +++ b/sim/testsuite/v850/div.cgs diff --git a/sim/testsuite/sim/v850/divh.cgs b/sim/testsuite/v850/divh.cgs index 1cef7f9..1cef7f9 100644 --- a/sim/testsuite/sim/v850/divh.cgs +++ b/sim/testsuite/v850/divh.cgs diff --git a/sim/testsuite/sim/v850/divh_3.cgs b/sim/testsuite/v850/divh_3.cgs index 77d14af..77d14af 100644 --- a/sim/testsuite/sim/v850/divh_3.cgs +++ b/sim/testsuite/v850/divh_3.cgs diff --git a/sim/testsuite/sim/v850/divhu.cgs b/sim/testsuite/v850/divhu.cgs index 911e96e..911e96e 100644 --- a/sim/testsuite/sim/v850/divhu.cgs +++ b/sim/testsuite/v850/divhu.cgs diff --git a/sim/testsuite/sim/v850/divu.cgs b/sim/testsuite/v850/divu.cgs index fb44185..fb44185 100644 --- a/sim/testsuite/sim/v850/divu.cgs +++ b/sim/testsuite/v850/divu.cgs diff --git a/sim/testsuite/sim/v850/sar.cgs b/sim/testsuite/v850/sar.cgs index 4372e6c..4372e6c 100644 --- a/sim/testsuite/sim/v850/sar.cgs +++ b/sim/testsuite/v850/sar.cgs diff --git a/sim/testsuite/sim/v850/satadd.cgs b/sim/testsuite/v850/satadd.cgs index 60ac654..60ac654 100644 --- a/sim/testsuite/sim/v850/satadd.cgs +++ b/sim/testsuite/v850/satadd.cgs diff --git a/sim/testsuite/sim/v850/satsub.cgs b/sim/testsuite/v850/satsub.cgs index b7085e7..b7085e7 100644 --- a/sim/testsuite/sim/v850/satsub.cgs +++ b/sim/testsuite/v850/satsub.cgs diff --git a/sim/testsuite/sim/v850/satsubi.cgs b/sim/testsuite/v850/satsubi.cgs index b86b26d..b86b26d 100644 --- a/sim/testsuite/sim/v850/satsubi.cgs +++ b/sim/testsuite/v850/satsubi.cgs diff --git a/sim/testsuite/sim/v850/satsubr.cgs b/sim/testsuite/v850/satsubr.cgs index 7e91e0c..7e91e0c 100644 --- a/sim/testsuite/sim/v850/satsubr.cgs +++ b/sim/testsuite/v850/satsubr.cgs diff --git a/sim/testsuite/sim/v850/shl.cgs b/sim/testsuite/v850/shl.cgs index 6ad8213..6ad8213 100644 --- a/sim/testsuite/sim/v850/shl.cgs +++ b/sim/testsuite/v850/shl.cgs diff --git a/sim/testsuite/sim/v850/shr.cgs b/sim/testsuite/v850/shr.cgs index e4fdc38..e4fdc38 100644 --- a/sim/testsuite/sim/v850/shr.cgs +++ b/sim/testsuite/v850/shr.cgs diff --git a/sim/testsuite/sim/v850/testutils.cgs b/sim/testsuite/v850/testutils.cgs index 12b5611..12b5611 100644 --- a/sim/testsuite/sim/v850/testutils.cgs +++ b/sim/testsuite/v850/testutils.cgs diff --git a/sim/testsuite/sim/v850/testutils.inc b/sim/testsuite/v850/testutils.inc index e496698..e496698 100644 --- a/sim/testsuite/sim/v850/testutils.inc +++ b/sim/testsuite/v850/testutils.inc |