aboutsummaryrefslogtreecommitdiff
path: root/sim/frv
diff options
context:
space:
mode:
authorJin Ma <jinma@linux.alibaba.com>2023-11-18 15:07:20 +0800
committerNelson Chu <nelson@rivosinc.com>2023-11-23 09:31:57 +0800
commit9a51da2636778dce2e2635cb10822a92a51b2b9e (patch)
treed4e22f44aa8a8a61acdf142647fec1bd2eeff7e4 /sim/frv
parentc63af675b9b69abbbf5e48d7b77ec2d311c5b6a8 (diff)
downloadgdb-9a51da2636778dce2e2635cb10822a92a51b2b9e.zip
gdb-9a51da2636778dce2e2635cb10822a92a51b2b9e.tar.gz
gdb-9a51da2636778dce2e2635cb10822a92a51b2b9e.tar.bz2
RISC-V: Add fixed-point arithmetic instructions for T-Head VECTOR vendor extension
T-Head has a range of vendor-specific instructions. Therefore it makes sense to group them into smaller chunks in form of vendor extensions. This patch adds fixed-point arithmetic instructions for the "XTheadVector" extension. The 'th' prefix and the "XTheadVector" extension are documented in a PR for the RISC-V toolchain conventions ([1]). [1] https://github.com/riscv-non-isa/riscv-toolchain-conventions/pull/19 Co-developed-by: Lifang Xia <lifang_xia@linux.alibaba.com> Co-developed-by: Christoph Müllner <christoph.muellner@vrull.eu> gas/ChangeLog: * testsuite/gas/riscv/x-thead-vector.d: Add tests for fixed-point arithmetic instructions. * testsuite/gas/riscv/x-thead-vector.s: Likewise. include/ChangeLog: * opcode/riscv-opc.h (MATCH_TH_VAADDVV): New. opcodes/ChangeLog: * riscv-opc.c: Likewise.
Diffstat (limited to 'sim/frv')
0 files changed, 0 insertions, 0 deletions