aboutsummaryrefslogtreecommitdiff
path: root/sim/frv
AgeCommit message (Expand)AuthorFilesLines
2024-06-10regen sim/frv files for copyright updateAlan Modra4-4/+4
2024-01-22sim: frv: fix -Wincompatible-function-pointer-types warnings [PR sim/29752]Mike Frysinger5-62/+59
2024-01-12Update copyright year range in header of all files managed by GDBAndrew Burgess35-35/+35
2024-01-08sim: build: clean more generated outputsMike Frysinger1-0/+1
2024-01-01sim: frv: fix cmpb uninitialized variable usageMike Frysinger1-0/+1
2023-12-24sim: cgen: regenerate decode tablesMike Frysinger1-951/+951
2023-12-22sim: frv: fix -Wshadow=local warningsMike Frysinger2-4/+3
2023-12-22sim: cgen: regenerate decode tables to avoid shadow warningsMike Frysinger1-146/+146
2023-12-21sim: mloop: add #line pragmas everywhereMike Frysinger1-0/+4
2023-12-21sim: frv: fix -Wimplicit-fallthrough warningsMike Frysinger2-3/+3
2023-12-21sim: signal: mark signal callback funcs as noreturn since they don't returnMike Frysinger1-1/+1
2023-12-20sim: cgen: unify the genmloop logic a bitMike Frysinger1-4/+3
2023-12-19sim: frv: enable warnings in memory.cMike Frysinger2-2/+1
2023-12-19sim: frv: fix -Wunused-variable warningsMike Frysinger6-19/+3
2023-12-07sim: frv: fix -Wunused-but-set-variable warningsMike Frysinger3-15/+0
2023-08-19sim regenAlan Modra9-36/+55
2023-08-19sim --enable-cgen-maintAlan Modra1-2/+2
2023-08-17Re: sim frv: Add a missing return value for frvbf_check_acc_range.Alan Modra1-1/+1
2023-01-18sim: info: convert verbose field to a boolMike Frysinger1-2/+2
2023-01-15sim: modules.c: fix generation after recent refactorsMike Frysinger1-0/+3
2023-01-14sim: common: move modules.c to source trackingMike Frysinger1-1/+2
2023-01-14sim: build: drop most recursive build depsMike Frysinger1-2/+1
2023-01-14sim: common: move libcommon.a objects to sourcesMike Frysinger1-2/+2
2023-01-11sim: build: drop subdir Makefile.in filesMike Frysinger1-21/+0
2023-01-10sim: move arch-specific file compilation of common/ files to top-levelMike Frysinger1-2/+2
2023-01-10sim: frv: move arch-specific file compilation to top-levelMike Frysinger2-9/+6
2023-01-10sim: build: drop support for creating libsim.a in subdirsMike Frysinger1-2/+0
2023-01-10sim: frv: move libsim.a creation to top-levelMike Frysinger2-11/+48
2023-01-10sim: modules: trigger generation from top-levelMike Frysinger1-0/+1
2023-01-02sim: build: move generated headers to built sourcesMike Frysinger1-1/+2
2023-01-02sim: frv: hoist cgen rules to top-levelMike Frysinger2-24/+11
2023-01-01sim: replace -I$srcroot/bfd include with -I$srcrootMike Frysinger1-1/+1
2023-01-01sim: replace -I$srcroot/opcodes include with -I$srcrootMike Frysinger2-3/+3
2023-01-01Update copyright year range in header of all files managed by GDBJoel Brobecker36-36/+36
2022-12-25sim: cpu: change default init to handle all cpusMike Frysinger1-1/+1
2022-12-23sim: cgen: move symcat.h include to where it's usedMike Frysinger1-1/+0
2022-12-23sim: cgen: move cgen-types.h include to cgen-defs.hMike Frysinger1-1/+0
2022-12-22sim: move bfd.h include out of sim-main.hMike Frysinger1-0/+1
2022-12-22sim: use bfd_vma when reading start addr from bfd infoMike Frysinger1-1/+1
2022-12-21sim: enable common sim_cpu usage everywhereMike Frysinger1-2/+0
2022-12-21sim: frv: invert sim_cpu storageMike Frysinger3-23/+18
2022-12-20sim: move register headers into sim/ namespace [PR sim/29869]Mike Frysinger1-1/+1
2022-11-05sim: run: move linking into top-levelMike Frysinger1-0/+8
2022-11-04sim: build: remove various obsolete generation dep variablesMike Frysinger1-14/+0
2022-11-02sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger1-2/+2
2022-10-31sim: reg: constify store helperMike Frysinger1-1/+1
2022-05-13sim: remove use of PTRAlan Modra1-2/+2
2022-01-01sim: tweak copyright lines for gnulib update-copyrightMike Frysinger1-1/+1
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker35-35/+35
2021-12-09sim: use ## for automake commentsMike Frysinger1-19/+19
generated by cgit v1.1 at 2024-07-11 07:51:35 +0000