diff options
| author | Mike Frysinger <vapier@gentoo.org> | 2021-06-27 00:00:57 -0400 |
|---|---|---|
| committer | Mike Frysinger <vapier@gentoo.org> | 2021-06-27 23:30:01 -0400 |
| commit | 1415825a1bdc44fa86a57349d018f235f274b1b5 (patch) | |
| tree | 5d7f35a6fd8d7187bcf98684f1a3b4d0756cc755 /sim/frv/profile.c | |
| parent | ff68b4b5b158883ba8954db2876cd026c47b8443 (diff) | |
| download | gdb-1415825a1bdc44fa86a57349d018f235f274b1b5.zip gdb-1415825a1bdc44fa86a57349d018f235f274b1b5.tar.gz gdb-1415825a1bdc44fa86a57349d018f235f274b1b5.tar.bz2 | |
sim: frv: fix return type for post_wait_for funcs
These functions never return anything, so change the int return type
to void to fix a bunch of compiler warnings about missing return.
Diffstat (limited to 'sim/frv/profile.c')
| -rw-r--r-- | sim/frv/profile.c | 20 |
1 files changed, 10 insertions, 10 deletions
diff --git a/sim/frv/profile.c b/sim/frv/profile.c index 0d2b6f4..94212bf 100644 --- a/sim/frv/profile.c +++ b/sim/frv/profile.c @@ -1012,7 +1012,7 @@ frvbf_model_insn_after (SIM_CPU *cpu, int last_p, int cycles) } } -USI +void frvbf_model_branch (SIM_CPU *current_cpu, PCADDR target, int hint) { /* Record the hint and branch address for use in profiling. */ @@ -1787,7 +1787,7 @@ enforce_full_fr_latency (SIM_CPU *cpu, INT in_FR) /* Calculate how long the post processing for a floating point insn must wait for resources to become available. */ -int +void post_wait_for_FR (SIM_CPU *cpu, INT in_FR) { FRV_PROFILE_STATE *ps = CPU_PROFILE_STATE (cpu); @@ -1803,7 +1803,7 @@ post_wait_for_FR (SIM_CPU *cpu, INT in_FR) /* Calculate how long the post processing for a floating point insn must wait for resources to become available. */ -int +void post_wait_for_FRdouble (SIM_CPU *cpu, INT in_FR) { FRV_PROFILE_STATE *ps = CPU_PROFILE_STATE (cpu); @@ -1826,7 +1826,7 @@ post_wait_for_FRdouble (SIM_CPU *cpu, INT in_FR) } } -int +void post_wait_for_ACC (SIM_CPU *cpu, INT in_ACC) { FRV_PROFILE_STATE *ps = CPU_PROFILE_STATE (cpu); @@ -1840,7 +1840,7 @@ post_wait_for_ACC (SIM_CPU *cpu, INT in_ACC) } } -int +void post_wait_for_CCR (SIM_CPU *cpu, INT in_CCR) { FRV_PROFILE_STATE *ps = CPU_PROFILE_STATE (cpu); @@ -1859,7 +1859,7 @@ post_wait_for_CCR (SIM_CPU *cpu, INT in_CCR) } } -int +void post_wait_for_SPR (SIM_CPU *cpu, INT in_SPR) { FRV_PROFILE_STATE *ps = CPU_PROFILE_STATE (cpu); @@ -1873,7 +1873,7 @@ post_wait_for_SPR (SIM_CPU *cpu, INT in_SPR) } } -int +void post_wait_for_fdiv (SIM_CPU *cpu, INT slot) { FRV_PROFILE_STATE *ps = CPU_PROFILE_STATE (cpu); @@ -1891,7 +1891,7 @@ post_wait_for_fdiv (SIM_CPU *cpu, INT slot) } } -int +void post_wait_for_fsqrt (SIM_CPU *cpu, INT slot) { FRV_PROFILE_STATE *ps = CPU_PROFILE_STATE (cpu); @@ -1909,7 +1909,7 @@ post_wait_for_fsqrt (SIM_CPU *cpu, INT slot) } } -int +void post_wait_for_float (SIM_CPU *cpu, INT slot) { FRV_PROFILE_STATE *ps = CPU_PROFILE_STATE (cpu); @@ -1927,7 +1927,7 @@ post_wait_for_float (SIM_CPU *cpu, INT slot) } } -int +void post_wait_for_media (SIM_CPU *cpu, INT slot) { FRV_PROFILE_STATE *ps = CPU_PROFILE_STATE (cpu); |