aboutsummaryrefslogtreecommitdiff
path: root/sim/d10v/Makefile.in
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2015-11-15 03:07:06 -0800
committerMike Frysinger <vapier@gentoo.org>2015-11-15 20:47:17 -0500
commitaadc1740c74a65b916b7d9bb6efe588352326871 (patch)
tree9f8c003872722c6cf0a96536eb222cabfb6bc451 /sim/d10v/Makefile.in
parent679546067e1f3e1617bff22d03e483fb2beeed24 (diff)
downloadgdb-aadc1740c74a65b916b7d9bb6efe588352326871.zip
gdb-aadc1740c74a65b916b7d9bb6efe588352326871.tar.gz
gdb-aadc1740c74a65b916b7d9bb6efe588352326871.tar.bz2
sim: d10v: convert to common sim engine logic
Now that we have access to the sim state everywhere, we can convert to the common engine logic for overall processing. This frees us up from tracking exception state ourselves.
Diffstat (limited to 'sim/d10v/Makefile.in')
-rw-r--r--sim/d10v/Makefile.in3
1 files changed, 3 insertions, 0 deletions
diff --git a/sim/d10v/Makefile.in b/sim/d10v/Makefile.in
index 27b0008..a6100de 100644
--- a/sim/d10v/Makefile.in
+++ b/sim/d10v/Makefile.in
@@ -21,6 +21,9 @@ SIM_OBJS = \
interp.o \
$(SIM_NEW_COMMON_OBJS) \
sim-hload.o \
+ sim-reason.o \
+ sim-resume.o \
+ sim-stop.o \
table.o \
simops.o \
endian.o