diff options
author | Peter Bergner <bergner@vnet.ibm.com> | 2009-02-06 01:50:54 +0000 |
---|---|---|
committer | Peter Bergner <bergner@vnet.ibm.com> | 2009-02-06 01:50:54 +0000 |
commit | 80890a619b855d6e124be63b31aae7201df994e3 (patch) | |
tree | 66df114ebf3593ae5c003f59641efb330f89a417 /opcodes | |
parent | 6d097e655a5687059556804d993e03ac4eaff7d8 (diff) | |
download | gdb-80890a619b855d6e124be63b31aae7201df994e3.zip gdb-80890a619b855d6e124be63b31aae7201df994e3.tar.gz gdb-80890a619b855d6e124be63b31aae7201df994e3.tar.bz2 |
gas/testsuite/
* gas/ppc/booke.s ("dcbt", "dcbtst"): New tests.
* gas/ppc/booke.d: Likewise.
* gas/ppc/power4_32.s: Likewise.
* gas/ppc/power4_32.d: Likewise.
opcodes/
* ppc-opc.c: Update copyright year.
(powerpc_opcodes) <"dcbt", "dcbtst">: Deprecate the Embedded operand
ordering for POWER4 and later and use the correct Server ordering.
Diffstat (limited to 'opcodes')
-rw-r--r-- | opcodes/ChangeLog | 6 | ||||
-rw-r--r-- | opcodes/ppc-opc.c | 8 |
2 files changed, 11 insertions, 3 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog index a2ecb32..4f14bef 100644 --- a/opcodes/ChangeLog +++ b/opcodes/ChangeLog @@ -1,3 +1,9 @@ +2009-02-05 Peter Bergner <bergner@vnet.ibm.com> + + * ppc-opc.c: Update copyright year. + (powerpc_opcodes) <"dcbt", "dcbtst">: Deprecate the Embedded operand + ordering for POWER4 and later and use the correct Server ordering. + 2009-02-04 H.J. Lu <hongjiu.lu@intel.com> AVX Programming Reference (January, 2009) diff --git a/opcodes/ppc-opc.c b/opcodes/ppc-opc.c index 511fd81..5ce87b7 100644 --- a/opcodes/ppc-opc.c +++ b/opcodes/ppc-opc.c @@ -1,6 +1,6 @@ /* ppc-opc.c -- PowerPC opcode list Copyright 1994, 1995, 1996, 1997, 1998, 2000, 2001, 2002, 2003, 2004, - 2005, 2006, 2007, 2008 Free Software Foundation, Inc. + 2005, 2006, 2007, 2008, 2009 Free Software Foundation, Inc. Written by Ian Lance Taylor, Cygnus Support This file is part of the GNU opcodes library. @@ -3636,7 +3636,8 @@ const struct powerpc_opcode powerpc_opcodes[] = { {"mtsrin", X(31,242), XRA_MASK, PPC32, PPCNONE, {RS, RB}}, {"mtsri", X(31,242), XRA_MASK, POWER32, PPCNONE, {RS, RB}}, -{"dcbtst", X(31,246), X_MASK, PPC, PPCNONE, {CT, RA, RB}}, +{"dcbtst", X(31,246), X_MASK, PPC, POWER4, {CT, RA, RB}}, +{"dcbtst", X(31,246), X_MASK, POWER4, PPCNONE, {RA, RB, CT}}, {"stbux", X(31,247), X_MASK, COM, PPCNONE, {RS, RAS, RB}}, @@ -3667,7 +3668,8 @@ const struct powerpc_opcode powerpc_opcodes[] = { {"lscbx", XRC(31,277,0), X_MASK, M601, PPCNONE, {RT, RA, RB}}, {"lscbx.", XRC(31,277,1), X_MASK, M601, PPCNONE, {RT, RA, RB}}, -{"dcbt", X(31,278), X_MASK, PPC, PPCNONE, {CT, RA, RB}}, +{"dcbt", X(31,278), X_MASK, PPC, POWER4, {CT, RA, RB}}, +{"dcbt", X(31,278), X_MASK, POWER4, PPCNONE, {RA, RB, CT}}, {"lhzx", X(31,279), X_MASK, COM, PPCNONE, {RT, RA0, RB}}, |