diff options
| author | Chenghua Xu <paul.hua.gm@gmail.com> | 2019-01-20 01:51:30 +0000 |
|---|---|---|
| committer | Chenghua Xu <paul.hua.gm@gmail.com> | 2019-01-20 02:36:40 +0000 |
| commit | 57299f4831b9afe5923c808534003af665659a31 (patch) | |
| tree | 62b066c27abc937e375081ff1fb427045d354de4 /opcodes | |
| parent | 3e80dafbfee64a4a9cdec17d60a3e18cf1fef28f (diff) | |
| download | gdb-57299f4831b9afe5923c808534003af665659a31.zip gdb-57299f4831b9afe5923c808534003af665659a31.tar.gz gdb-57299f4831b9afe5923c808534003af665659a31.tar.bz2 | |
[MIPS] fix typo in mips_arch_choices.
opcodes/
* mips-dis.c (mips_arch_choices): Fix typo in
gs464, gs464e and gs264e descriptors.
Diffstat (limited to 'opcodes')
| -rw-r--r-- | opcodes/ChangeLog | 4 | ||||
| -rw-r--r-- | opcodes/mips-dis.c | 6 |
2 files changed, 7 insertions, 3 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog index 8f4e0cb..05c7d23 100644 --- a/opcodes/ChangeLog +++ b/opcodes/ChangeLog @@ -1,3 +1,7 @@ +2019-01-20 Chenghua Xu <paul.hua.gm@gmail.com> + * mips-dis.c (mips_arch_choices): Fix typo in + gs464, gs464e and gs264e descriptors. + 2019-01-19 Nick Clifton <nickc@redhat.com> * configure: Regenerate. diff --git a/opcodes/mips-dis.c b/opcodes/mips-dis.c index 0dd85e3..0dc437e 100644 --- a/opcodes/mips-dis.c +++ b/opcodes/mips-dis.c @@ -635,17 +635,17 @@ const struct mips_arch_choice mips_arch_choices[] = mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips3264, mips_hwr_names_numeric }, - { "g464", 1, bfd_mach_mips_gs464, CPU_GS464, + { "gs464", 1, bfd_mach_mips_gs464, CPU_GS464, ISA_MIPS64R2, ASE_LOONGSON_MMI | ASE_LOONGSON_CAM | ASE_LOONGSON_EXT, mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips3264, mips_hwr_names_numeric }, - { "g464e", 1, bfd_mach_mips_gs464e, CPU_GS464E, + { "gs464e", 1, bfd_mach_mips_gs464e, CPU_GS464E, ISA_MIPS64R2, ASE_LOONGSON_MMI | ASE_LOONGSON_CAM | ASE_LOONGSON_EXT | ASE_LOONGSON_EXT2, mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips3264, mips_hwr_names_numeric }, - { "g264e", 1, bfd_mach_mips_gs464e, CPU_GS264E, + { "gs264e", 1, bfd_mach_mips_gs464e, CPU_GS264E, ISA_MIPS64R2, ASE_LOONGSON_MMI | ASE_LOONGSON_CAM | ASE_LOONGSON_EXT | ASE_LOONGSON_EXT2 | ASE_MSA | ASE_MSA64, mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips3264, mips_hwr_names_numeric }, |