aboutsummaryrefslogtreecommitdiff
path: root/opcodes
diff options
context:
space:
mode:
authorMatthieu Longo <matthieu.longo@arm.com>2024-05-28 15:47:37 +0100
committerRichard Earnshaw <rearnsha@arm.com>2024-06-14 15:17:58 +0100
commit5527eae3f1f28a628f6c73c7b5743cebf7df8a13 (patch)
tree279270f30b6f2d644b9321af1cb8954c0f0721da /opcodes
parenta8651ef51822f91ec86d0d5caffbf2e50b174c23 (diff)
downloadgdb-5527eae3f1f28a628f6c73c7b5743cebf7df8a13.zip
gdb-5527eae3f1f28a628f6c73c7b5743cebf7df8a13.tar.gz
gdb-5527eae3f1f28a628f6c73c7b5743cebf7df8a13.tar.bz2
aarch64: add SPMU system registers missed in f01ae0392ed
Diffstat (limited to 'opcodes')
-rw-r--r--opcodes/aarch64-sys-regs.def79
1 files changed, 79 insertions, 0 deletions
diff --git a/opcodes/aarch64-sys-regs.def b/opcodes/aarch64-sys-regs.def
index 10b57c1..3e68035 100644
--- a/opcodes/aarch64-sys-regs.def
+++ b/opcodes/aarch64-sys-regs.def
@@ -869,9 +869,88 @@
SYSREG ("sp_el1", CPENC (3,4,4,1,0), 0, AARCH64_NO_FEATURES)
SYSREG ("sp_el2", CPENC (3,6,4,1,0), 0, AARCH64_NO_FEATURES)
SYSREG ("spmaccessr_el1", CPENC (2,0,9,13,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmaccessr_el2", CPENC (2,4,9,13,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmaccessr_el3", CPENC (2,6,9,13,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmcfgr_el1", CPENC (2,0,9,13,7), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmcgcr0_el1", CPENC (2,0,9,13,0), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmcgcr1_el1", CPENC (2,0,9,13,1), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmcntenclr_el0", CPENC (2,3,9,12,2), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmcntenset_el0", CPENC (2,3,9,12,1), F_ARCHEXT, AARCH64_FEATURE (SPMU))
SYSREG ("spmcr_el0", CPENC (2,3,9,12,0), F_ARCHEXT, AARCH64_FEATURE (SPMU))
SYSREG ("spmdevaff_el1", CPENC (2,0,9,13,6), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmdevarch_el1", CPENC (2,0,9,13,5), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr0_el0", CPENC (2,3,14,0,0), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr1_el0", CPENC (2,3,14,0,1), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr2_el0", CPENC (2,3,14,0,2), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr3_el0", CPENC (2,3,14,0,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr4_el0", CPENC (2,3,14,0,4), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr5_el0", CPENC (2,3,14,0,5), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr6_el0", CPENC (2,3,14,0,6), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr7_el0", CPENC (2,3,14,0,7), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr8_el0", CPENC (2,3,14,1,0), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr9_el0", CPENC (2,3,14,1,1), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr10_el0", CPENC (2,3,14,1,2), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr11_el0", CPENC (2,3,14,1,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr12_el0", CPENC (2,3,14,1,4), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr13_el0", CPENC (2,3,14,1,5), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr14_el0", CPENC (2,3,14,1,6), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevcntr15_el0", CPENC (2,3,14,1,7), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r0_el0", CPENC (2,3,14,6,0), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r1_el0", CPENC (2,3,14,6,1), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r2_el0", CPENC (2,3,14,6,2), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r3_el0", CPENC (2,3,14,6,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r4_el0", CPENC (2,3,14,6,4), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r5_el0", CPENC (2,3,14,6,5), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r6_el0", CPENC (2,3,14,6,6), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r7_el0", CPENC (2,3,14,6,7), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r8_el0", CPENC (2,3,14,7,0), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r9_el0", CPENC (2,3,14,7,1), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r10_el0", CPENC (2,3,14,7,2), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r11_el0", CPENC (2,3,14,7,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r12_el0", CPENC (2,3,14,7,4), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r13_el0", CPENC (2,3,14,7,5), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r14_el0", CPENC (2,3,14,7,6), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfilt2r15_el0", CPENC (2,3,14,7,7), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr0_el0", CPENC (2,3,14,4,0), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr1_el0", CPENC (2,3,14,4,1), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr2_el0", CPENC (2,3,14,4,2), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr3_el0", CPENC (2,3,14,4,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr4_el0", CPENC (2,3,14,4,4), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr5_el0", CPENC (2,3,14,4,5), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr6_el0", CPENC (2,3,14,4,6), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr7_el0", CPENC (2,3,14,4,7), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr8_el0", CPENC (2,3,14,5,0), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr9_el0", CPENC (2,3,14,5,1), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr10_el0", CPENC (2,3,14,5,2), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr11_el0", CPENC (2,3,14,5,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr12_el0", CPENC (2,3,14,5,4), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr13_el0", CPENC (2,3,14,5,5), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr14_el0", CPENC (2,3,14,5,6), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevfiltr15_el0", CPENC (2,3,14,5,7), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper0_el0", CPENC (2,3,14,2,0), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper1_el0", CPENC (2,3,14,2,1), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper2_el0", CPENC (2,3,14,2,2), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper3_el0", CPENC (2,3,14,2,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper4_el0", CPENC (2,3,14,2,4), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper5_el0", CPENC (2,3,14,2,5), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper6_el0", CPENC (2,3,14,2,6), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper7_el0", CPENC (2,3,14,2,7), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper8_el0", CPENC (2,3,14,3,0), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper9_el0", CPENC (2,3,14,3,1), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper10_el0", CPENC (2,3,14,3,2), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper11_el0", CPENC (2,3,14,3,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper12_el0", CPENC (2,3,14,3,4), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper13_el0", CPENC (2,3,14,3,5), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper14_el0", CPENC (2,3,14,3,6), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmevtyper15_el0", CPENC (2,3,14,3,7), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmiidr_el1", CPENC (2,0,9,13,4), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmintenclr_el1", CPENC (2,0,9,14,2), F_ARCHEXT, AARCH64_FEATURE (SPMU))
SYSREG ("spmintenset_el1", CPENC (2,0,9,14,1), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmovsclr_el0", CPENC (2,3,9,12,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmovsset_el0", CPENC (2,3,9,14,3), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmrootcr_el3", CPENC (2,6,9,14,7), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmscr_el1", CPENC (2,7,9,14,7), F_ARCHEXT, AARCH64_FEATURE (SPMU))
+ SYSREG ("spmselr_el0", CPENC (2,3,9,12,5), F_ARCHEXT, AARCH64_FEATURE (SPMU))
SYSREG ("spsel", CPENC (3,0,4,2,0), 0, AARCH64_NO_FEATURES)
SYSREG ("spsr_abt", CPENC (3,4,4,3,1), 0, AARCH64_NO_FEATURES)
SYSREG ("spsr_el1", CPENC (3,0,4,0,0), 0, AARCH64_NO_FEATURES)
generated by cgit v1.1 at 2024-07-11 08:19:51 +0000