diff options
| author | Tejas Joshi <TejasSanjay.Joshi@amd.com> | 2022-11-15 21:56:37 +0530 |
|---|---|---|
| committer | H.J. Lu <hjl.tools@gmail.com> | 2022-11-15 10:07:02 -0800 |
| commit | b0e8fa7ff0dc9a32ff71df0e895aa7fb5089fcfa (patch) | |
| tree | 6a0f801be0b037087fc7a45033a4bb927ab4aad1 /opcodes/i386-opc.tbl | |
| parent | 7e21379963c8be351a03693ce64d0a597ea0dbd7 (diff) | |
| download | gdb-b0e8fa7ff0dc9a32ff71df0e895aa7fb5089fcfa.zip gdb-b0e8fa7ff0dc9a32ff71df0e895aa7fb5089fcfa.tar.gz gdb-b0e8fa7ff0dc9a32ff71df0e895aa7fb5089fcfa.tar.bz2 | |
Add AMD znver4 processor support
2022-09-28 Tejas Joshi <TejasSanjay.Joshi@amd.com>
gas/
* config/tc-i386.c (cpu_arch): Add znver4 ARCH and rmpquery SUBARCH.
(md_assemble): Expand comment before swap_operands() with rmpquery.
* doc/c-i386.texi: Add znver4.
* testsuite/gas/i386/arch-14-1.d: New.
* testsuite/gas/i386/arch-14-1.s: New.
* testsuite/gas/i386/arch-14-znver4.d: New.
* testsuite/gas/i386/i386.exp: Add new znver4 test cases.
* testsuite/gas/i386/rmpquery.d: New.
* testsuite/gas/i386/rmpquery.s: New.
* testsuite/gas/i386/x86-64-arch-4-1.d: New.
* testsuite/gas/i386/x86-64-arch-4-1.s: New.
* testsuite/gas/i386/x86-64-arch-4-znver4.d: New.
opcodes/
* i386-dis.c (x86_64_table): Add rmpquery.
* i386-gen.c (cpu_flag_init): Add CPU_ZNVER4_FLAGS and
CPU_RMPQUERY_FLAGS.
(cpu_flags): Add CpuRMPQUERY.
* i386-opc.h (enum): Add CpuRMPQUERY.
(i386_cpu_flags): Add cpurmpquery.
* i386-opc.tbl: Add rmpquery insn.
* i386-init.h: Re-generated.
* i386-tbl.h: Re-generated.
Diffstat (limited to 'opcodes/i386-opc.tbl')
| -rw-r--r-- | opcodes/i386-opc.tbl | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/opcodes/i386-opc.tbl b/opcodes/i386-opc.tbl index 7202f3f..eae3e53 100644 --- a/opcodes/i386-opc.tbl +++ b/opcodes/i386-opc.tbl @@ -3113,6 +3113,13 @@ rmpadjust, 0xf30f01fe, None, CpuSNP|Cpu64, AddrPrefixOpReg, { Acc|Dword|Qword } // SNP instructions end +// RMPQUERY instruction + +rmpquery, 0xf30f01fd, None, CpuRMPQUERY|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {} +rmpquery, 0xf30f01fd, None, CpuRMPQUERY|Cpu64, AddrPrefixOpReg, { Acc|Dword|Qword, RegC|Qword, RegD|Qword } + +// RMPQUERY instruction end + // RDPRU instruction rdpru, 0x0f01fd, None, CpuRDPRU, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {} |