diff options
| author | Andrew Haley <aph@redhat.com> | 2000-02-22 14:39:20 +0000 |
|---|---|---|
| committer | Andrew Haley <aph@redhat.com> | 2000-02-22 14:39:20 +0000 |
| commit | 367c01aff994bc4ae31cdf92707ef91cad68abcf (patch) | |
| tree | 031d4e5aaa8f7ff7836474a90e51121309dc79a0 /include | |
| parent | baa7ae6f10462c17d2472868e6b1c08d0ba880ae (diff) | |
| download | gdb-367c01aff994bc4ae31cdf92707ef91cad68abcf.zip gdb-367c01aff994bc4ae31cdf92707ef91cad68abcf.tar.gz gdb-367c01aff994bc4ae31cdf92707ef91cad68abcf.tar.bz2 | |
1999-12-30 Andrew Haley <aph@cygnus.com>
* mips.h (OPCODE_IS_MEMBER): Add gp32 arg.
Diffstat (limited to 'include')
| -rw-r--r-- | include/opcode/ChangeLog | 4 | ||||
| -rw-r--r-- | include/opcode/mips.h | 8 |
2 files changed, 10 insertions, 2 deletions
diff --git a/include/opcode/ChangeLog b/include/opcode/ChangeLog index 2be7ead..e8acc1c 100644 --- a/include/opcode/ChangeLog +++ b/include/opcode/ChangeLog @@ -1,3 +1,7 @@ +1999-12-30 Andrew Haley <aph@cygnus.com> + + * mips.h (OPCODE_IS_MEMBER): Add gp32 arg. + 2000-01-15 Alan Modra <alan@spri.levels.unisa.edu.au> * i386.h: Qualify intel mode far call and jmp with x_Suf. diff --git a/include/opcode/mips.h b/include/opcode/mips.h index 8c93d1b..3f9207f 100644 --- a/include/opcode/mips.h +++ b/include/opcode/mips.h @@ -320,14 +320,18 @@ struct mips_opcode /* Toshiba R3900 instruction. */ #define INSN_3900 0x00000080 +/* 32-bit code running on a ISA3+ CPU. */ +#define INSN_GP32 0x00001000 + /* Test for membership in an ISA including chip specific ISAs. INSN is pointer to an element of the opcode table; ISA is the specified ISA to test against; and CPU is the CPU specific ISA to test, or zero if no CPU specific ISA test is desired. */ -#define OPCODE_IS_MEMBER(insn,isa,cpu) \ +#define OPCODE_IS_MEMBER(insn,isa,cpu,gp32) \ ((((insn)->membership & INSN_ISA) != 0 \ - && ((insn)->membership & INSN_ISA) <= isa) \ + && ((insn)->membership & INSN_ISA) <= isa \ + && ((insn)->membership & INSN_GP32 ? gp32 : 1)) \ || (cpu == 4650 \ && ((insn)->membership & INSN_4650) != 0) \ || (cpu == 4010 \ |