diff options
| author | Christoph Müllner <christoph.muellner@vrull.eu> | 2022-07-01 05:01:20 +0200 |
|---|---|---|
| committer | Philipp Tomsich <philipp.tomsich@vrull.eu> | 2022-09-22 18:06:09 +0200 |
| commit | 6e17ae625570ff8f3c12c8765b8d45d4db8694bd (patch) | |
| tree | b2add49965e7e814881d5987f7c047a7756ea277 /include/opcode/riscv.h | |
| parent | 25236d63fdb138e24cb34aa6c513ae8de2dac7b8 (diff) | |
| download | gdb-6e17ae625570ff8f3c12c8765b8d45d4db8694bd.zip gdb-6e17ae625570ff8f3c12c8765b8d45d4db8694bd.tar.gz gdb-6e17ae625570ff8f3c12c8765b8d45d4db8694bd.tar.bz2 | |
RISC-V: Add T-Head MemPair vendor extension
T-Head has a range of vendor-specific instructions.
Therefore it makes sense to group them into smaller chunks
in form of vendor extensions.
This patch adds the XTheadMemPair extension, a collection of T-Head specific
two-GP-register memory operations.
The 'th' prefix and the "XTheadMemPair" extension are documented in a PR
for the RISC-V toolchain conventions ([1]).
[1] https://github.com/riscv-non-isa/riscv-toolchain-conventions/pull/19
Co-developed-by: Lifang Xia <lifang_xia@linux.alibaba.com>
Signed-off-by: Christoph Müllner <christoph.muellner@vrull.eu>
Diffstat (limited to 'include/opcode/riscv.h')
| -rw-r--r-- | include/opcode/riscv.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/include/opcode/riscv.h b/include/opcode/riscv.h index 2546d6c..1b329ef 100644 --- a/include/opcode/riscv.h +++ b/include/opcode/riscv.h @@ -423,6 +423,7 @@ enum riscv_insn_class INSN_CLASS_XTHEADFMEMIDX, INSN_CLASS_XTHEADMAC, INSN_CLASS_XTHEADMEMIDX, + INSN_CLASS_XTHEADMEMPAIR, INSN_CLASS_XTHEADSYNC, }; |