diff options
| author | Richard Sandiford <richard.sandiford@arm.com> | 2023-03-30 11:09:09 +0100 |
|---|---|---|
| committer | Richard Sandiford <richard.sandiford@arm.com> | 2023-03-30 11:09:09 +0100 |
| commit | 199cfcc4754cea6f4c42dcbb8d8d5161f5b2d186 (patch) | |
| tree | 421a44c2103aed91928b78ca2ac89ce055c9ffb1 /gas | |
| parent | d09b87e0b11f14c267014e22716b91ba61c1e458 (diff) | |
| download | gdb-199cfcc4754cea6f4c42dcbb8d8d5161f5b2d186.zip gdb-199cfcc4754cea6f4c42dcbb8d8d5161f5b2d186.tar.gz gdb-199cfcc4754cea6f4c42dcbb8d8d5161f5b2d186.tar.bz2 | |
aarch64: Add a aarch64_cpu_supports_inst_p helper
Quite a lot of SME2 instructions have an opcode bit that selects
between 32-bit and 64-bit forms of an instruction, with the 32-bit
forms being part of base SME2 and with the 64-bit forms being part
of an optional extension. It's nevertheless useful to have a single
opcode entry for both forms since (a) that matches the ISA definition
and (b) it tends to improve error reporting.
This patch therefore adds a libopcodes function called
aarch64_cpu_supports_inst_p that tests whether the target
supports a particular instruction. In future it will depend
on internal libopcodes routines.
Diffstat (limited to 'gas')
| -rw-r--r-- | gas/config/tc-aarch64.c | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/gas/config/tc-aarch64.c b/gas/config/tc-aarch64.c index c8e3762..71b63d3 100644 --- a/gas/config/tc-aarch64.c +++ b/gas/config/tc-aarch64.c @@ -8116,8 +8116,7 @@ md_assemble (char *str) && do_encode (inst_base->opcode, &inst.base, &inst_base->value)) { /* Check that this instruction is supported for this CPU. */ - if (!opcode->avariant - || !AARCH64_CPU_HAS_ALL_FEATURES (cpu_variant, *opcode->avariant)) + if (!aarch64_cpu_supports_inst_p (cpu_variant, inst_base)) { as_bad (_("selected processor does not support `%s'"), str); return; |