aboutsummaryrefslogtreecommitdiff
path: root/gcc
AgeCommit message (Expand)AuthorFilesLines
2024-01-03Update copyright dates.Jakub Jelinek21-24/+24
2024-01-03Update Copyright year in ChangeLog filesJakub Jelinek10-10/+10
2024-01-03Rotate ChangeLog files.Jakub Jelinek12-121668/+121703
2024-01-03LoongArch: Provide fmin/fmax RTL pattern for vectorsXi Ruoyao2-0/+62
2024-01-03RISC-V: Make liveness be aware of rgroup number of LENS[dynamic LMUL]Juzhe-Zhong2-6/+52
2024-01-03Daily bump.GCC Administrator3-1/+79
2024-01-02RISC-V: Use vector_length_operand instead of csr_operand in vsetvl patternsJun Sha (Joshua)1-4/+4
2024-01-02aarch64: fortran: Adjust vect-8.f90 for libmvecSzabolcs Nagy1-2/+2
2024-01-02RISC-V: Add simplification of dummy len and dummy mask COND_LEN_xxx patternJuzhe-Zhong2-3/+19
2024-01-02aarch64: add 'AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA'Di Zhao5-4/+15
2024-01-02RISC-V: Modify copyright year of vector-crypto.mdFeng Wang1-1/+1
2024-01-02RISC-V: Declare STMT_VINFO_TYPE (...) as local variableJuzhe-Zhong1-5/+4
2024-01-02LoongArch: Added TLS Le Relax support.Lulu Cheng8-3/+125
2024-01-02RISC-V: Add crypto machine descriptionsFeng Wang5-21/+761
2024-01-02RISC-V: Count pointer type SSA into RVV regs liveness for dynamic LMUL cost m...Juzhe-Zhong2-3/+37
2024-01-02Daily bump.GCC Administrator1-1/+1
2024-01-01Daily bump.GCC Administrator3-1/+14
2023-12-31i386: Tweak define_insn_and_split to fix FAIL of gcc.target/i386/pr43644-2.cRoger Sayle2-2/+2
2023-12-31Daily bump.GCC Administrator3-1/+9
2023-12-30C: Fix type compatibility for structs with variable sized fields.Martin Uecker2-11/+16
2023-12-30Daily bump.GCC Administrator3-1/+86
2023-12-29Disable FMADD in chains for Zen4 and genericJan Hubicka1-4/+4
2023-12-29AArch64: Update costing for vector conversions [PR110625]Tamar Christina4-2/+52
2023-12-29LoongArch: Fix the format of bstrins_<mode>_for_ior_mask condition (NFC)Xi Ruoyao1-2/+2
2023-12-29LoongArch: Replace -mexplicit-relocs=auto simple-used address peephole2 with ...Xi Ruoyao6-87/+86
2023-12-29i386: Fix TARGET_USE_VECTOR_FP_CONVERTS SF->DF float_extend splitter [PR113133]Uros Bizjak3-3/+95
2023-12-28Fix gen-vect-26.c testcase after loops with multiple exits [PR113167]Andrew Pinski1-0/+1
2023-12-29RISC-V: Robostify testcase pr113112-1.cJuzhe-Zhong1-3/+0
2023-12-29RISC-V: Disallow transformation into VLMAX AVL for cond_len_xxx when length i...Juzhe-Zhong3-7/+37
2023-12-29Daily bump.GCC Administrator4-1/+32
2023-12-28Fortran: Add Developer Options mini-section to documentationRimvydas Jasinskas1-40/+77
2023-12-28testsuite: XFAIL linkage testcases on AIX.David Edelsohn2-2/+2
2023-12-28i386: Cleanup ix86_expand_{unary|binary}_operator issuesUros Bizjak4-180/+140
2023-12-28RISC-V: Make dynamic LMUL cost model more accurate for conversion codesJuzhe-Zhong3-10/+69
2023-12-28Daily bump.GCC Administrator3-1/+130
2023-12-27LoongArch: Fix infinite secondary reloading of FCCmode [PR113148]Xi Ruoyao2-1/+46
2023-12-27LoongArch: Expand left rotate to right rotate with negated amountXi Ruoyao11-0/+127
2023-12-27RISC-V: Make known NITERS loop be aware of dynamic lmul cost model liveness i...Juzhe-Zhong4-17/+101
2023-12-27LoongArch: Fix ICE when passing two same vector argument consecutivelyChenghui Pan5-57/+24
2023-12-27LoongArch: Fix insn output of vec_concat templates for LASX.Chenghui Pan1-67/+7
2023-12-27LoongArch: Fixed bug in *bstrins_<mode>_for_ior_mask template.Li Wei1-1/+1
2023-12-27rs6000: Clean up the pre-checkings of expand_block_compareHaochen Gui2-25/+21
2023-12-27rs6000: Call library for block memory compare when optimizing for sizeHaochen Gui2-0/+11
2023-12-27rs6000: Correct definition of macro of fixed point efficient unalignedHaochen Gui4-10/+32
2023-12-27testsuite: 32 bit AIX 2 byte wcharDavid Edelsohn1-0/+1
2023-12-26testsuite: AIX csect section name.David Edelsohn5-5/+5
2023-12-27Daily bump.GCC Administrator3-1/+77
2023-12-26testsuite: Skip analyzer out-of-bounds-diagram on AIX.David Edelsohn2-0/+2
2023-12-26testsuite: Skip split DWARF on AIX.David Edelsohn1-1/+1
2023-12-26testsuite: Disable strub on AIX.David Edelsohn4-0/+7