aboutsummaryrefslogtreecommitdiff
path: root/gcc/doc
AgeCommit message (Expand)AuthorFilesLines
2016-06-22Implement -fdiagnostics-parseable-fixitsDavid Malcolm1-1/+33
2016-06-22[ARM] Add initial support for Cortex-A73Kyrylo Tkachov1-2/+3
2016-06-22[AArch64] Add initial support for Cortex-A73Kyrylo Tkachov1-4/+6
2016-06-21remove mep-* supportTrevor Saunders2-111/+0
2016-06-21remove support for the interix targetTrevor Saunders1-14/+0
2016-06-21[PATCH/AARCH64] Accept vulcan as a cpu name for the AArch64 port of GCCVirendra Pathak1-2/+2
2016-06-16doc/invoke.texi (x86 Options): Fix -mno-fp-ret-in-387 typoBernhard Reutner-Fischer1-1/+1
2016-06-16invoke.texi (x86 Options): Document -m80387 and -mhard-float.Uros Bizjak1-1/+9
2016-06-16driver-i386.c (host_detect_local_cpu): Set PROCESSOR_K8 for signature_CENTAUR...Jocelyn Mayer1-4/+58
2016-06-15vsx.md (VSINT_84): Add DImode to enable loading DImode constants with XXSPLTI...Michael Meissner2-4/+19
2016-06-15re PR target/67353 ([avr] Option-ize Warning "appears to be a misspelled sign...Pitchumani Sivanupandi1-2/+8
2016-06-14P0145R2: Refining Expression Order for C++.Jason Merrill1-1/+10
2016-06-14* Partially revert my previous commit.Uros Bizjak1-1/+0
2016-06-13i386-builtin-types.def (INT_FTYPE_FLOAT128): New function type.Uros Bizjak1-0/+1
2016-06-13[AArch64] Emit division using the Newton seriesEvandro Menezes1-0/+11
2016-06-13[AArch64] Emit square root using the Newton seriesEvandro Menezes1-0/+12
2016-06-13[AArch64] Add more choices for the reciprocal square root approximationEvandro Menezes1-1/+1
2016-06-13altivec.h (vec_absd): New macro for vector absolute difference unsigned.Kelvin Nilsen1-0/+25
2016-06-12i386.c (ix86_init_builtins): Calculate FLOAT128_FTYPE_CONST_STRING function t...Uros Bizjak1-13/+12
2016-06-12Add missing commit:Uros Bizjak1-0/+8
2016-06-09Update documentation for ARM architectureStefan Bruens1-7/+14
2016-06-08re PR c++/70507 (integer overflow builtins not constant expressions)Martin Sebor1-0/+41
2016-06-08invoke.texi (max-loop-headers-insns): Document.Jan Hubicka1-0/+4
2016-06-07invoke.texi (RS/6000 and PowerPC Options): Document -mhtm and -mno-htm.Peter Bergner1-2/+10
2016-06-06re PR c/24414 (Old-style asms don't clobber memory)Bernd Edlinger1-1/+5
2016-06-06sparc: support for the SPARC M7 and VIS 4.0Jose E. Marchesi2-9/+61
2016-06-06* doc/sourcebuild.texi (Directives): Remove extra closing braces.Jonathan Wakely1-4/+4
2016-06-04PR c/48116 - -Wreturn-type does not work as advertisedMartin Sebor1-2/+6
2016-06-03Add option for whether ceil etc. can raise "inexact", adjust x86 conditions.Joseph Myers2-7/+34
2016-06-03Implement x86 interrupt attributeH.J. Lu1-0/+73
2016-06-03re PR tree-optimization/52171 (memcmp/strcmp/strncmp can be optimized when th...Bernd Schmidt2-2/+39
2016-06-02Update TARGET_FUNCTION_INCOMING_ARG documentationH.J. Lu1-5/+9
2016-06-01sourcebuild.texi (arm_acq_rel): Document new effective target.Thomas Preud'homme1-0/+3
2016-06-01c-common.c (get_source_date_epoch): Rename to cb_get_source_date_epoch.Eduard Sanou1-3/+3
2016-06-01altivec.h (vec_slv): New macro.Kelvin Nilsen1-2/+36
2016-05-31invoke.texi (-frename-registers): Drop -fpeel-loops from list of flags impliy...Jan Hubicka1-1/+1
2016-05-30config.gcc (sparc*-*-*): Support cpu_32, cpu_64, tune_32 and tune_64.Jose E. Marchesi1-1/+1
2016-05-30invoke.texi (-fpeel-loops,-O3): Update documentation.Jan Hubicka1-4/+6
2016-05-28* doc/install.texi: Use https for shop.fsf.org.Gerald Pfeifer1-1/+1
2016-05-27* doc/sourcebuild.texi: New address for upstream Go repository.Gerald Pfeifer1-1/+1
2016-05-25re PR target/70738 (Add -mgeneral-regs-only option)Uros Bizjak1-1/+7
2016-05-24altivec.md (VParity): New mode iterator for vector parity built-in functions.Michael Meissner1-3/+57
2016-05-23re PR c/49859 (gcc could warn about statements between "switch" and first "ca...Marek Polacek1-1/+35
2016-05-22revert: re PR target/70738 (Add -mgeneral-regs-only option)Uros Bizjak1-7/+1
2016-05-20Add -mgeneral-regs-only optionH.J. Lu1-1/+7
2016-05-19darn-0.c: New test.Kelvin Nilsen1-0/+17
2016-05-19re PR sanitizer/64354 (no preprocessor symbol __SANITIZE_THREAD__)Maxim Ostapenko1-0/+3
2016-05-18re PR target/70915 (Improve loading 0/-1 in VSX registers on PowerPC)Michael Meissner1-1/+10
2016-05-17Fix minor doc bugs, signalling typo, major version changes rare.Jim Wilson3-3/+3
2016-05-16Update documentation of AArch64 options for GCC6 to be more accurate,Wilco Dijkstra1-40/+32
generated by cgit v1.1 at 2024-10-31 22:50:42 +0000