aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2019-02-18Support if statement in !GCC$ builtin directive.Martin Liska1-0/+17
2019-02-17[RS6000] Fix <bd>_<mode> and <bd>tf_<mode> splittersAlan Modra1-3/+3
2019-02-16i386: Add ssse3_pmulhrswv4hi3 expanderH.J. Lu1-3/+23
2019-02-16i386: Correct *vec_extractv2si_zext_memH.J. Lu1-2/+3
2019-02-16i386.md (*movqi_internal): Remove static from buf variable.Jakub Jelinek2-24/+36
2019-02-15linux.h (ASAN_CC1_SPEC): Define.Eric Botcazou3-14/+16
2019-02-15i386: Fix ')' in VALID_MMX_REG_MODEH.J. Lu1-1/+1
2019-02-15darwin.h (TARGET_FPMATH_DEFAULT_P): New define.Uros Bizjak1-63/+65
2019-02-15lib2funcs.c (__set_trampoline_parity): Replace TRAMPOLINE_SIZE with __LIBGCC_...Eric Botcazou6-27/+73
2019-02-15i386.h (TARGET_SUBTARGET64_ISA_DEFAULT): Enable MMX, SSE and SSE2 by default.Uros Bizjak2-8/+5
2019-02-14Add netbsd support for D compiler and runtimeMaya Rashish2-0/+45
2019-02-14aarch64.c (aarch64_attribute_table): Change affects_type_identity to true for...Steve Ellcey1-1/+15
2019-02-14Arm: Add HF modes to ANY iterators Tamar Christina1-2/+2
2019-02-13sse.md (vec_set<VI4F_256_512:mode>_0): Use nonimmediate_operand as operand 2 ...Uros Bizjak1-39/+38
2019-02-13[ARM] Fix Thumb-1 ldm (PR89190)Wilco Dijkstra1-10/+14
2019-02-13AArch64: Allow any offset for SVE addressing modes before reload.Tamar Christina2-5/+8
2019-02-13Clean up MPX-related stuff.Martin Liska1-13/+0
2019-02-13re PR target/89290 (ICE in change_address_1, at emit-rtl.c:2286)Jakub Jelinek1-1/+1
2019-02-13rs6000: Add support for the vec_sbox_be, vec_cipher_be etc. builtins.Xiong Hu Luo4-12/+34
2019-02-12i386: Revert revision 268678 and revision 268657H.J. Lu1-8/+6
2019-02-12S/390: Reject invalid Q/R/S/T addresses after LRAIlya Leoshkevich1-3/+7
2019-02-12asan.c (asan_expand_mark_ifn): Take into account the alignment of the object ...Eric Botcazou1-6/+6
2019-02-11rs6000.c (rs6000_gimple_fold_builtin): Shift-right and shift-left vector buil...Bill Schmidt1-8/+52
2019-02-12[RS6000] No inline PLT for V4 bss-plt, implement -mno-pltseqAlan Modra6-30/+87
2019-02-11re PR bootstrap/88714 (bootstrap comparison failure on armv7l since r265398)Jakub Jelinek1-4/+4
2019-02-11[NDS32] Add memory mode in call pattern.Chung-Ju Wu1-4/+4
2019-02-11cris.c (cris_preferred_minimum_alignment): Fix name typo.Hans-Peter Nilsson1-3/+3
2019-02-10i386: Fix a typo in comments for for "Yd"H.J. Lu1-1/+1
2019-02-10[NDS32] Add 'trap' pattern for __builtin_trap ().Monk Chiang1-0/+8
2019-02-10[NDS32] Refine register dwarf span.Monk Chiang1-4/+2
2019-02-10[NDS32] Have nds32_spilt_doubleword to split POST_INC.Chung-Ju Wu1-18/+32
2019-02-09rs6000-string.c (expand_compare_loop, [...]): Insert REG_BR_PROB notes in inl...Aaron Sawdey1-1/+3
2019-02-09re PR middle-end/89246 (LTO produces references to cloned symbols which the c...Jakub Jelinek1-21/+27
2019-02-09[RS6000] Correct save_reg_pAlan Modra1-8/+17
2019-02-08S/390: Implement vector copysign.Robin Dapp1-0/+25
2019-02-08S/390: Introduce jdd constraintIlya Leoshkevich1-0/+17
2019-02-08i386: Use OI/TImode in *mov[ot]i_internal_avx with AVX512VLH.J. Lu1-4/+6
2019-02-07[AArch64] Change representation of SABD in RTLKyrylo Tkachov3-6/+27
2019-02-07i386: Fix typo in *movoi_internal_avx/movti_internalH.J. Lu1-2/+2
2019-02-07S/390: Fix the vec_xl / vec_xst style builtinsAndreas Krebbel3-39/+68
2019-02-07[Patch] [arm] Fix 88714, Arm LDRD/STRD peepholes.Matthew Malcomson3-142/+162
2019-02-07AArch64: Fix initializer for array so it's a C initializer instead of C++.Tamar Christina1-1/+1
2019-02-07Arm: Fix NEON REG to REG reload failures. (PR/target 88850) Tamar Christina1-7/+8
2019-02-07[arm] Use neon_dot_q type for 128-bit V[US]DOT instructions where appropriateKyrylo Tkachov1-2/+2
2019-02-07[AArch64] Use neon_dot_q type for 128-bit [US]DOT instructions where appropriateKyrylo Tkachov1-3/+3
2019-02-06i386.c (ix86_expand_prologue): Emit a memory blockage after restoring registe...Eric Botcazou1-2/+5
2019-02-05S/390: Remove load and test fp splitterAndreas Krebbel1-18/+3
2019-02-05re PR target/89112 (Incorrect code generated by rs6000 memcmp expansion)Aaron Sawdey1-25/+42
2019-02-05re PR target/89112 (Incorrect code generated by rs6000 memcmp expansion)Aaron Sawdey1-2/+2
2019-02-04[RS6000] Fix potiential buffer overflowAlan Modra1-2/+39
generated by cgit v1.1 at 2024-08-18 23:26:55 +0000