aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2019-11-14Replace autovectorize_vector_sizes with autovectorize_vector_modesRichard Sandiford5-42/+42
2019-11-14Pass the data vector mode to get_mask_modeRichard Sandiford3-15/+10
2019-11-14Remove build_{same_sized_,}truth_vector_typeRichard Sandiford2-2/+2
2019-11-14Add build_truth_vector_type_for_modeRichard Sandiford1-2/+2
2019-11-14Replace mode_for_int_vector with related_int_vector_modeRichard Sandiford2-5/+5
2019-11-14arm, aarch64: Add support for __GCC_ASM_FLAG_OUTPUTS__Richard Henderson6-0/+151
2019-11-14arm: Rename CC_NOOVmode to CC_NZmodeRichard Henderson6-123/+123
2019-11-14arm: Fix the "c" constraintRichard Henderson1-2/+3
2019-11-14aarch64: Add "c" constraintRichard Henderson1-0/+4
2019-11-14Enable VPOPCNTDQ for icelake-{client,server} and tigerlake.Martin Liska1-1/+1
2019-11-14i386-options.c (ix86_omp_device_kind_arch_isa): Don't change sse4.2 to sse4_2...Jakub Jelinek2-9/+3
2019-11-13Sanitize the constant argument for rotr<mode>3Dragan Mladjenovic1-2/+2
2019-11-13Use a single worker for OpenACC on AMD GCNAndrew Stubbs2-3/+3
2019-11-13GCN mkoffloadAndrew Stubbs2-0/+729
2019-11-13Move gcn-run heap into GPU memory.Andrew Stubbs1-16/+48
2019-11-13[AArch64] Use aarch64_sve_int_mode in SVE ACLE codeRichard Sandiford1-1/+1
2019-11-13re PR target/92055 ([avr] Support 64-bit double)Georg-Johann Lay1-2/+1
2019-11-12rs6000: Use ULL on big hexadecimal literalSegher Boessenkool1-1/+1
2019-11-12rs6000: Handle unordered for xscmpexp[dq]p without NaNs (PR92449)Segher Boessenkool1-0/+12
2019-11-12Use more SET_OPTION_IF_UNSET.Martin Liska1-18/+16
2019-11-12Remove option_default_params and option_validate_param hooks.Martin Liska1-7/+5
2019-11-12Remove last leftover usage of params* files.Martin Liska1-2/+0
2019-11-12Remove gcc/params.* files.Martin Liska16-16/+0
2019-11-12Apply mechanical replacement (generated patch).Martin Liska11-241/+173
2019-11-12[RS6000] PC-relative TLS supportAlan Modra3-8/+61
2019-11-12[RS6000] Remove TARGET_TLS_MARKERS and require binutils 2.20Alan Modra5-164/+37
2019-11-11Add prefixed insn support for stack_protect_setdi & stack_protect_testdiMichael Meissner2-6/+81
2019-11-11re PR bootstrap/92433 (r276645 breaks bootstrap on powerpc)Jakub Jelinek1-5/+5
2019-11-11[ARC] Fix movsi_ne pattern.Claudiu Zissulescu1-11/+11
2019-11-11[ARC] Fix legitimize pic address.Claudiu Zissulescu1-0/+16
2019-11-11[PR87833] x86: Put -fPIC and -shared the last to create offload imageH.J. Lu1-2/+3
2019-11-11rs6000: Refine small loop unroll in loop_unroll_adjust hookJiufu Guo2-19/+32
2019-11-11[rs6000] Make load cost a bit more in vectorization costKewen Lin1-33/+37
2019-11-10[Darwin, machopic 11/n] A flag to indicate synbols should be linker-visible.Iain Sandoe1-0/+7
2019-11-10rs6000: Allow any CC mode in movccSegher Boessenkool1-7/+9
2019-11-09[Darwin, machopic 10/n] Rework X86 mcount stub code.Iain Sandoe2-11/+16
2019-11-08[Darwin] Add include guard to darwin-protos.hIain Sandoe1-0/+5
2019-11-08rs6000: Fix branch_comparison_operatorSegher Boessenkool1-4/+8
2019-11-08re PR target/92095 (internal error with -O1 -mcpu=niagara2 -fPIE)Eric Botcazou3-50/+77
2019-11-08re PR target/92055 ([avr] Support 64-bit double)Georg-Johann Lay1-2/+2
2019-11-08[AArch64] Remove unused mode iteratorsRichard Sandiford1-6/+0
2019-11-08[AArch64] Don't handle bswap in aarch64_builtin_vectorized_functionRichard Sandiford1-23/+0
2019-11-08[C] Opt out of GNU vector extensions for built-in SVE typesRichard Sandiford1-0/+1
2019-11-08Generalise gather and scatter optabsRichard Sandiford2-13/+17
2019-11-08[rs6000]Fix PR92132 by adding vec_cmp and vcond_mask supportsKewen Lin3-11/+269
2019-11-08Fix inefficient vector constructor.Hongtao Liu1-78/+52
2019-11-08pa.md (memory_barrier): Revise to use ldcw barriers.John David Anglin2-10/+50
2019-11-08rs6000: Remove no longer correct assertSegher Boessenkool1-8/+0
2019-11-07Allow MODE_PARTIAL_INT modes for integer constant input operands.Peter Bergner1-2/+1
2019-11-07IBM Z: Add pattern for load truth value of comparison into regAndreas Krebbel1-0/+15