aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2011-09-27gcc/Richard Sandiford1-172/+16
2011-09-27avr.md (ashrqi3): Split alternative "n" into its remaining parts C03...Georg-Johann Lay2-25/+5
2011-09-27rtl.h (const_tiny_rtx): Change into array of 4 x MAX_MACHINE_MODE from 3 x MA...Jakub Jelinek1-0/+6
2011-09-26Add explicit VIS intrinsics for addition and subtraction.David S. Miller2-0/+78
2011-09-26Improve code generation for edge and pixel-compare...David S. Miller3-83/+142
2011-09-26Fix sparc %gsr write elimination and add a testcase.David S. Miller2-7/+6
2011-09-26Move target CPP macro handling to C file and add __VIS/__VIS__.David S. Miller4-19/+91
2011-09-26avr.md (peephole casesi+2): Use -1 instead of 65536.Georg-Johann Lay2-1/+32
2011-09-26re PR target/50465 ([avr] Use insn attribute to depict if and how instruction...Georg-Johann Lay3-135/+80
2011-09-26avr-protos.h (output_reload_inhi): Change prototype.Georg-Johann Lay3-178/+101
2011-09-25Add support for floating-point fused multiply-add on Sparc.David S. Miller5-12/+115
2011-09-25Generate 'fone' and 'fones' sparc instructions when possible.David S. Miller4-42/+100
2011-09-24Teach sparc backend about %gsr register and add intrinsics to access it.David S. Miller8-54/+198
2011-09-23* config/avr/avr.c: Fix some typos in comments.Georg-Johann Lay1-7/+7
2011-09-23i386.c (ix86_print_operand): Handle %~.Jakub Jelinek2-70/+44
2011-09-23re PR target/50447 ([avr] Better support of AND, OR, XOR and PLUS with consta...Georg-Johann Lay3-159/+211
2011-09-23re PR target/50447 ([avr] Better support of AND, OR, XOR and PLUS with consta...Georg-Johann Lay3-80/+264
2011-09-23i386.c (ix86_prepare_sse_fp_compare_args): For GE/GT/UNLE/UNLT swap arguments...Jakub Jelinek1-7/+10
2011-09-23re PR target/50446 ([avr] Implement rotate patterns with offset 1)Georg-Johann Lay2-22/+119
2011-09-23bpabi.h (BE8_LINK_SPEC): Add cortex-m arch and processors.Bin Cheng1-2/+7
2011-09-22sparc.md (G[0-7]_REG, [...]): New constants.David S. Miller1-151/+239
2011-09-22re PR target/50482 (internal compiler error at recog.c:2137)Uros Bizjak1-0/+3
2011-09-22re PR middle-end/50113 (soft-float MIPS64 compiler is miscompiling ggc-page.c)Richard Sandiford1-22/+24
2011-09-22predicates.md (expandable_comparison_operator): New predicate, extracted from...Richard Sandiford2-13/+18
2011-09-22re PR target/50447 ([avr] Better support of AND, OR, XOR and PLUS with consta...Georg-Johann Lay4-180/+317
2011-09-22sparc.c (sparc_vis_init_builtins): Do not mark fpack16, fpack32, fpackfix as ...David S. Miller1-6/+6
2011-09-22sh.c (andcosts): Renamed to and_xor_ior_costs.Oleg Endo1-10/+14
2011-09-21Add pixel compare VIS intrinsics.David S. Miller3-0/+162
2011-09-21i386.c (ix86_expand_sse_movcc): Use blendvps, blendvpd and pblendvb if possible.Jakub Jelinek1-12/+68
2011-09-21re PR target/50464 (Using -Ofast -march=bdver1 results in internal compiler e...Uros Bizjak2-7/+11
2011-09-21Add MULX intrinsics.Kirill Yukhin1-1/+22
2011-09-21sse.md (<code><mode>3 smaxmin:VI124_128 expander): Use nonimmediate_operand i...Jakub Jelinek1-4/+10
2011-09-21re PR target/45099 ([avr] Warning could be issued for use of register variabl...Georg-Johann Lay1-3/+3
2011-09-21* config/avr/avr.c (avr_function_arg_advance): Undo r179037.Georg-Johann Lay1-1/+1
2011-09-21re PR target/50449 ([avr] Loading some 32-bit constants not optimal)Georg-Johann Lay3-38/+169
2011-09-21sparc.c (def_builtin): Change from macro into function.David S. Miller1-52/+66
2011-09-20sparc.md (UNSPEC_ALIGNADDRL): New unspec.David S. Miller3-70/+115
2011-09-20arm-arches.def: Add armv6s-m.Terry Guo2-8/+12
2011-09-19mmx.md (*mov<mode>_internal_rex64): Use if_then_else RTX to calculate unit, p...Uros Bizjak2-21/+44
2011-09-19i386.md (maxmin): New code iterator.Uros Bizjak2-151/+100
2011-09-19Patch for 50341Alan Modra1-110/+14
2011-09-19sse.md (*sse4_1_extractps): Change into define_insn_and_split...Jakub Jelinek1-11/+37
2011-09-19predicates.md (shift_amount_operand): Check constant shift count is in range.Paul Brook1-7/+2
2011-09-18re PR target/50091 (-fstack-check generates wrong assembly)Eric Botcazou2-2/+7
2011-09-18Remove tmp from bmiintrin.h and tbmintrin.h.H.J. Lu2-57/+30
2011-09-17sparc.c (niagara2_costs): Adjust integer divide costs.David S. Miller2-12/+68
2011-09-17sparc.md (UNSPEC_EDGE8, [...]): New unspecs.David S. Miller7-18/+148
2011-09-17sse.md (VIMAX_AVX2): Change V4DI to V2TI.Jakub Jelinek3-76/+76
2011-09-17i386.c (ix86_build_const_vector): Handle V8SImode and V4DImode.Jakub Jelinek2-99/+83
2011-09-17itanium2.md: Use match_test rather than eq/ne symbol_ref throughout file.Richard Sandiford1-111/+111